Home > Community > Forums > Custom IC Design > Grid spacing for 45nm GPDK process

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Grid spacing for 45nm GPDK process 

Last post Wed, Jun 11 2014 6:59 AM by madhanmo. 0 replies.
Started by madhanmo 11 Jun 2014 06:59 AM. Topic has 0 replies and 1533 views
Page 1 of 1 (1 items)
Sort Posts:
  • Wed, Jun 11 2014 6:59 AM

    • madhanmo
    • Not Ranked
    • Joined on Thu, Oct 10 2013
    • Posts 5
    • Points 85
    Grid spacing for 45nm GPDK process Reply

    Hi,

    Could anyone please point me to the optimal minor and major spacings and the snap spacings for the 45 nm gpdk process?am having a hard time finding those values

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by madhanmo at 11 Jun 2014 06:59 AM. Topic has 0 replies.