pcb tool : cadence allegro schematic tooi : concept HDL
Am using seed schematics for tester layouts. usually am editing that schematic and adding circuits.
Here my question is after completed schematic, how can i compare completed schematic with the original seed schematic.
Because i have to know whether any pins were deleted or missmatched and etc......