Home > Community > Forums > Custom IC Design > Veriloga Montecarlo input from spectre

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Veriloga Montecarlo input from spectre 

Last post Fri, Dec 20 2013 10:27 AM by Andrew Beckett. 1 replies.
Started by jeffreyprin 12 Dec 2013 08:06 AM. Topic has 1 replies and 192 views
Page 1 of 1 (2 items)
Sort Posts:
  • Thu, Dec 12 2013 8:06 AM

    Veriloga Montecarlo input from spectre Reply

    Dear,

     

    I am trying to add montecarlo mismatch into a verilogA model (delay variation) using IC6.1.5.

    I read on several post to use a custom scs model file that includes the verilog file and has a STAT section to define parameter variations. (like this http://www.cadence.com/Community/forums/t/27475.aspx). I dont know how to go further. Is this method correct?

    Like in this post i have a verilog file with parameters, and a model.scs file included in ADE.

     

    I can't find out how to link a symbol to the model in the scs file. Can anyone help me with this? I tried just putting the scs file next to the verilog file buth no changes are made seen.

     

    Regards

     

    Jeffrey

    • Post Points: 20
  • Fri, Dec 20 2013 10:27 AM

    Re: Veriloga Montecarlo input from spectre Reply

    Similar discussion in this post. Maybe that helps?

    Andrew.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by jeffreyprin at 12 Dec 2013 08:06 AM. Topic has 1 replies.