Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 nc_mirror 

Last post Mon, Sep 16 2013 9:32 AM by livid. 0 replies.
Started by livid 16 Sep 2013 09:32 AM. Topic has 0 replies and 7939 views
Page 1 of 1 (1 items)
Sort Posts:
  • Mon, Sep 16 2013 9:32 AM

    • livid
    • Not Ranked
    • Joined on Mon, Feb 9 2009
    • Posts 5
    • Points 70
    nc_mirror Reply

     Hello

     

    The SOC Test chip we are designing has numerous embedded RAMs. We use an on-chip BIST controller for testing the RAMs.

     

    Currently i am trying to test one of the RAMs by simulating a s-a-{0,1} fault.

     Previously we did this using the force command from ncsimrc file.

    However, i was given a recommendation that i could use nc_mirror command to access the internal RAM signals and then define a test bench register to drive these nc_mirrored indivual RAM input/outputs to emulate the s-a- fault.

     

    My question being: is the above possible (ie using nc_mirror to access the internal RAM signals and then using a test bench register to drive those nc_mirrored signals to emulate the s-a fault(s))?

     

     

    Thanks in advance

     

    JO

     

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by livid at 16 Sep 2013 09:32 AM. Topic has 0 replies.