Home > Community > Forums > PCB Design > Design Lock in HDL / Read-only Design

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Design Lock in HDL / Read-only Design 

Last post Mon, Sep 30 2013 2:02 AM by maberu. 2 replies.
Started by maberu 11 Jul 2013 07:23 PM. Topic has 2 replies and 500 views
Page 1 of 1 (3 items)
Sort Posts:
  • Thu, Jul 11 2013 7:23 PM

    • maberu
    • Top 500 Contributor
    • Joined on Thu, Jun 30 2011
    • quezon city, Philippines
    • Posts 19
    • Points 200
    Design Lock in HDL / Read-only Design Reply

    Hi,

    I would like to ask how to make the schematic design a read-only file.  All previously created schematic designs will be uploaded in the server.  These designs can be used by other design engineers for their projects.  Engineers can reuse the existing designs (blocks) but are not allowed to modify or change the circuit of the existing design.

    How should this be done?

    Thanks in advance!

    Mabel

    • Post Points: 20
  • Sun, Sep 8 2013 9:16 AM

    • chwilso3
    • Not Ranked
    • Joined on Fri, Oct 29 2010
    • Milpitas, CA
    • Posts 9
    • Points 150
    Re: Design Lock in HDL / Read-only Design Reply

    I'm also curious what the best practice is for this.  Did you ever figure it out?  Is it a matter of simply making the files "read only" on the file system?  Of is there another type of locking mechanism built into the tools?

    • Post Points: 20
  • Mon, Sep 30 2013 2:02 AM

    • maberu
    • Top 500 Contributor
    • Joined on Thu, Jun 30 2011
    • quezon city, Philippines
    • Posts 19
    • Points 200
    Re: Design Lock in HDL / Read-only Design Reply

    Still no idea on this.  If ever you have known the best practice for this, please let me know.

    Thanks in advance,

    Mabel

    • Post Points: 5
Page 1 of 1 (3 items)
Sort Posts:
Started by maberu at 11 Jul 2013 07:23 PM. Topic has 2 replies.