Home > Community > Forums > Functional Verification > VCS to IRUN Conversion Error, UVM-1.1 System Verilog

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 VCS to IRUN Conversion Error, UVM-1.1 System Verilog 

Last post Sun, Feb 17 2013 11:55 PM by Maisum. 2 replies.
Started by Maisum 14 Feb 2013 09:57 PM. Topic has 2 replies and 1212 views
Page 1 of 1 (3 items)
Sort Posts:
  • Thu, Feb 14 2013 9:57 PM

    • Maisum
    • Not Ranked
    • Joined on Thu, Feb 14 2013
    • Posts 5
    • Points 55
    VCS to IRUN Conversion Error, UVM-1.1 System Verilog Reply

    Hi,

       I am using INCISIV 11.1 to compile a project which works perfectly on VCS, However I get the following errors on cadence using the irun command .

    ncvlog: *E, CLSSLV Class reference illegal in this reference on line :

     data_in[0] <= link_if.cbd.link_tx_serdes_data_0

    and ncvlog: *E, DYNNBA Reference to whole or element of dynamic array/fixed array of dynamic array are illegal in this context

    data_in is declared as a protected logic [`OSI_WD_WIDTH-1:0] data_in [ ] and initialized to size 16.  link_tx_serdes_data_0 is declared as logic [`OSI_SERDES_WIDTH-1:0] in an interface. link_tx_serdes_data_0 is declared as an input in clocking block cbd.

    The data_in is also registered as a uvm_component:

    .....

    `uvm_field_array_int(data_in,UVM_ALL_ON)

     

    All required files have been compiled prior to compiling this file. And the whole project works perfectly on VCS. 

     

    Maisum.

     

     

     

    • Post Points: 20
  • Fri, Feb 15 2013 6:03 AM

    • StephenH
    • Top 25 Contributor
    • Joined on Tue, Sep 2 2008
    • Bristol, Avon
    • Posts 268
    • Points 4,210
    Re: VCS to IRUN Conversion Error, UVM-1.1 System Verilog Reply
    Non-blocking assignments to class members aren't legal in SV. It works fine if you use blocking assignments:

     data_in[0] = link_if.cbd.link_tx_serdes_data_0;


    Steve Hobbs / Applications Engineer / Cadence Functional Verification
    • Post Points: 20
  • Sun, Feb 17 2013 11:55 PM

    • Maisum
    • Not Ranked
    • Joined on Thu, Feb 14 2013
    • Posts 5
    • Points 55
    Re: VCS to IRUN Conversion Error, UVM-1.1 System Verilog Reply

    Worked like a charm. Don't know why it was being accepted in VCS.

    Thanks.

    • Post Points: 5
Page 1 of 1 (3 items)
Sort Posts:
Started by Maisum at 14 Feb 2013 09:57 PM. Topic has 2 replies.