Home > Community > Forums > Custom IC Design > back annotation of paracitics into schematic

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 back annotation of paracitics into schematic 

Last post Thu, Jan 31 2013 12:14 AM by Zitty. 1 replies.
Started by Zitty 30 Jan 2013 01:05 AM. Topic has 1 replies and 560 views
Page 1 of 1 (2 items)
Sort Posts:
  • Wed, Jan 30 2013 1:05 AM

    • Zitty
    • Not Ranked
    • Joined on Wed, Feb 23 2011
    • Posts 12
    • Points 195
    back annotation of paracitics into schematic Reply

    Hey there,

     

    I´m trying to hunt down paracitics within my design.

    I already did a qrc extraction of my layout and got an av_extracted. Then I performed a simulation on this file by choosing it from the config file.

    I read that I can create an av_analog_extracted that can be used to back annotate the paracitics to the layout.

    To do so I followed the description in this post (http://www.cadence.com/community/forums/T/22931.aspx).

    My first question on this is: What´s the difference between the av_extracted and the av_analog_extracted?

     

    My dc-sim I´m starting out of the config-file of my testbench always exits with an error. The exracted paracitics can not be found.

    How should I setup theese tests? I also hat a look on the parasim document but I did not get what the problem could be.

     

     

    • Post Points: 5
  • Thu, Jan 31 2013 12:14 AM

    • Zitty
    • Not Ranked
    • Joined on Wed, Feb 23 2011
    • Posts 12
    • Points 195
    Re: back annotation of paracitics into schematic Reply

     ok at least the error was solved. I insterted the components as model during qrc extraction.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by Zitty at 30 Jan 2013 01:05 AM. Topic has 1 replies.