Home > Community > Forums > Custom IC SKILL > How to define a stop layer in connectivity for VIA

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 How to define a stop layer in connectivity for VIA 

Last post Sun, Jan 20 2013 5:29 PM by PeterXia. 0 replies.
Started by PeterXia 20 Jan 2013 05:29 PM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Sun, Jan 20 2013 5:29 PM

    • PeterXia
    • Not Ranked
    • Joined on Fri, May 18 2012
    • Posts 5
    • Points 70
    How to define a stop layer in connectivity for VIA Reply

    I am using IC 6.1.4 and I have the following questions.

     

    After I use mark net in the connectivity, how to set it up (after pressing F3)  such that M1 is not shorted to M2. 

    I wish to define it as "when MQ and V1 is present, M2 is connected to MQ through V1, otherwise, M2 is connected to M1 through V1).

     

    The attachment shows the drawings. 

    Support, in a CMOS technology, M1-V1-M2 is connected. 

    Now MQ is a layer inserted between M1 and M2. (This layer is meant for MIMCAP purpose).

     So the new connectivity is 

    MQ-V1-M2

     

     

     

     


    MIM_Cap.jpg
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by PeterXia at 20 Jan 2013 05:29 PM. Topic has 0 replies.