Home > Community > Forums > Custom IC Design > Negative input delay and hold

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Negative input delay and hold 

Last post Wed, Dec 19 2012 7:29 AM by Slawa. 0 replies.
Started by Slawa 19 Dec 2012 07:29 AM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Wed, Dec 19 2012 7:29 AM

    • Slawa
    • Top 100 Contributor
    • Joined on Thu, May 27 2010
    • Posts 55
    • Points 1,110
    Negative input delay and hold Reply

    Hello I have the following problem.
    For setup optimization there is negative input_delay - max -1. For hold I use parameter -min equal 0. But SOC all the same uses -1. How to cope with it?
    Thanks in advance.

    Best regards,

    Slawa

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by Slawa at 19 Dec 2012 07:29 AM. Topic has 0 replies.