I am building a System C top in which VHDL component has been instantiated. I have created a ncsc_foreign_module for VHDL component. Mapped its all parameters and ports with the top.
When I am trying to simulate it by using ncsc_run, above error is reported only for the last port.
Can anyone please help me in solving this problem?