Home > Community > Forums > Hardware/Software Co-Development, Verification and Integration > Viewing SystemVerilog String Type in Simvision

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Viewing SystemVerilog String Type in Simvision 

Last post Wed, Sep 26 2012 9:11 AM by Scrivner. 0 replies.
Started by Scrivner 26 Sep 2012 09:11 AM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Wed, Sep 26 2012 9:11 AM

    • Scrivner
    • Top 75 Contributor
    • Joined on Thu, Oct 9 2008
    • Ridgeland, MS
    • Posts 75
    • Points 1,475
    Viewing SystemVerilog String Type in Simvision Reply

    I have not used SV before, but want to begin using it for my verification. I have an existing Verilog (pure) testbench that I then added an SV string type. The sim ran fine, but the string variable does not appear in Simvision. Can someone tell me what needs to be done to see SV data types in Simvision?

     

    Thanks

    -Bart

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by Scrivner at 26 Sep 2012 09:11 AM. Topic has 0 replies.