Home > Community > Forums > System Design and Verification > VHDL Procedure Call from a Verilog Module

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 VHDL Procedure Call from a Verilog Module  

Last post Fri, Aug 6 2010 10:39 AM by ashfaqh. 0 replies.
Started by ashfaqh 06 Aug 2010 10:39 AM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Fri, Aug 6 2010 10:39 AM

    • ashfaqh
    • Not Ranked
    • Joined on Tue, Feb 23 2010
    • Posts 9
    • Points 120
    VHDL Procedure Call from a Verilog Module Reply

    I have a third party encrypted VHDL source (*.vhdp). 

    I am using ncvhdl to compile this source into a library.

    But, I want to call the library (components) from a Verilog module as verilog tasks.

    So, how do I call VHDL procedures (already compiled into a library) from a Verilog module?

    Thanks,

    -ashfaqh

     
    Filed under:
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by ashfaqh at 06 Aug 2010 10:39 AM. Topic has 0 replies.