Home > Community > Forums > Custom IC SKILL > adding routing constraints in OA

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 adding routing constraints in OA 

Last post Sat, Jul 4 2009 4:14 AM by mims. 0 replies.
Started by mims 04 Jul 2009 04:14 AM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Sat, Jul 4 2009 4:14 AM

    • mims
    • Top 500 Contributor
    • Joined on Mon, Jul 21 2008
    • sofia, Bulgaria
    • Posts 11
    • Points 220
    adding routing constraints in OA Reply

    Hi,

    I want to use Virtuoso Custom Router or Virtuoso Chip Assembly Router to route automatically parts of layout design. I see differences in defining routing constraints in CDBA and OA. In CDBA lpps can be specified as keepouts for other lpp-s in the iccKeepouts section of the VCR file:

     list( "=>" list( '("keepout_layer" "keepout_purpose ) '("routing_layer" "routing_purpose")  "routing" t )

     

    In OA the syntax is different and I am not able to find how to specify lpps instead of just layers...

     keepouts =
        keepout_layer => routing_layer

     

    Can someone please point me to some documentation that I am missing.

    Thanks!

     
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by mims at 04 Jul 2009 04:14 AM. Topic has 0 replies.