Home > Community > Forums > Custom IC Design > LVS issues for new device model

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 LVS issues for new device model 

Last post Tue, Jul 24 2007 8:14 AM by archive. 0 replies.
Started by archive 24 Jul 2007 08:14 AM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Tue, Jul 24 2007 8:14 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,740
    LVS issues for new device model Reply

    I am making a circuit using a new device developed by our research grp. I implemented the device model in veriloga and was able to do the simulations using virtuoso schematic composer. I made a representative symbol and layout for the device. When I try to make the layout for the circuit LVS doesnot show the device in the extracted spice code. I guess some sort of subcircuit implementation in spectre/Spice would be needed but I cant figure out how to implement it so that LVS can recognise it. Should I implement a Spectre cell view and if so how?


    Originally posted in cdnusers.org by anisha_r
    • Post Points: 0
Page 1 of 1 (1 items)
Sort Posts:
Started by archive at 24 Jul 2007 08:14 AM. Topic has 0 replies.