Home > Community > Forums > Custom IC Design > advanced layout pcells?

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 advanced layout pcells? 

Last post Wed, May 10 2006 3:55 PM by archive. 3 replies.
Started by archive 10 May 2006 03:55 PM. Topic has 3 replies and 1705 views
Page 1 of 1 (4 items)
Sort Posts:
  • Wed, May 10 2006 3:55 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    advanced layout pcells? Reply

    A basic analog/mixed-signal pdk for has the following primitive pcells:

    • mos transistor
    • capacitor
    • resistor
    • bjt
    • diode
    Of course, these "basic" pcells can grow to be quite complex depending on process variations (low voltage, high voltage, triple well, isolation, high resistance, low resistance, etc.).  Additional bells and whistles have generally complicated my pcells more than the process variations.

    Beside these more basic pcells, what advanced pcells are you creating or using for analog/mixed-signal layout design?


    Originally posted in cdnusers.org by m27315
    • Post Points: 0
  • Wed, May 10 2006 10:42 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: advanced layout pcells? Reply

    As you say, some of these can be quite complex. Other examples are for inductors - where you might have a variety of different inductor shapes, number of layers, pattern ground, entry points for the inductor, options to tie multiple layers together in the inductor, etc, etc.

    Probably used more for RF kits than analog/mixed-signal kits.

    Andrew.


    Originally posted in cdnusers.org by adbeckett
    • Post Points: 0
  • Mon, May 22 2006 11:52 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: advanced layout pcells? Reply

    I did create a pcell of a 2D common centroid layout of a differential pair, just to see if I could. It was quite fun and turned out to be reasonably usable as well.

    I've also created pcells for helping with large numbers of pins (I'm sure there is probably a "proper" way to do it) so when I'm faced with an array of n*m regularly spaced pins it's still an easy task.

    My bonding diagram pcells are quite nice as well - they take the package part of the bonding diagram and a text file and produce a layout with all of the package pins labelled as an easy reference.

    Generally, I like using pcells to help me get things done rather than just for devices, although devices are a large part of that as well of course (the foundries tend to provide them though).

    Cheers,

    Roger


    Originally posted in cdnusers.org by rogerlight
    • Post Points: 0
  • Tue, May 23 2006 12:05 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: advanced layout pcells? Reply

    How could I forget these...

    A library of different physical/logical size address decoders based on a pcell where all of the inputs can be set as inverted/not inverted, and a skill pcell that takes that individual pcell and converts it into a full address decoder.

    Cheers,

    Roger


    Originally posted in cdnusers.org by rogerlight
    • Post Points: 0
Page 1 of 1 (4 items)
Sort Posts:
Started by archive at 10 May 2006 03:55 PM. Topic has 3 replies.