hi,
i have defined a capacitor using the following statement v(p,n)<+ C*ddt(V(p,n)) in veriloga. I found that this does model the behavior of a capacitor but the spectre simulator doesnt recognize this as a physical capacitor at that node. (It doesnt show the capacitance value in captab). Is there some other way of modeling a capacitor
thanks,
Anisha
Originally posted in cdnusers.org by anisha_r