Home > Community > Forums > Custom IC Design > DRC and LVS error

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 DRC and LVS error 

Last post Tue, Aug 27 2013 9:45 PM by Andrew Beckett. 1 replies.
Started by samanehrh 18 Aug 2013 01:18 AM. Topic has 1 replies and 370 views
Page 1 of 1 (2 items)
Sort Posts:
  • Sun, Aug 18 2013 1:18 AM

    • samanehrh
    • Not Ranked
    • Joined on Sun, Aug 18 2013
    • Posts 1
    • Points 20
    DRC and LVS error Reply

    Hi all

    I have a .GDS2 file that got it from SOC Encounter and now i want to check DRC & LVS. To do this I import my .GDS2 file in cadence( CIW--> File--> Import) and after that i can see the layout of my design. Now I use calibre for DRC and LVS. But after running DRC i have some errors in addition to density errors that i cannot solve them.

    I want to know it is related to difference between Cadence design Rule and SOC Encouter Design Rule?

    And when i run LVS i have problem because i dont have my schematic view since i get my layout from GDS2 file( i mean i have not design my layout i got it from SOC encounter). Is there any way to run LVS without Schematic?

    Could anybody help me please?

    Regards

    • Post Points: 20
  • Tue, Aug 27 2013 9:45 PM

    Re: DRC and LVS error Reply

    Which DRC and LVS tools are you using?

    Regards,

    Andrew.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by samanehrh at 18 Aug 2013 01:18 AM. Topic has 1 replies.