Home > Community > Forums > Functional Verification > probe internal DUT signals

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 probe internal DUT signals 

Last post Mon, Sep 2 2013 3:02 AM by shalem7. 1 replies.
Started by pravintavagad 01 Aug 2013 06:42 AM. Topic has 1 replies and 2543 views
Page 1 of 1 (2 items)
Sort Posts:
  • Thu, Aug 1 2013 6:42 AM

    • pravintavagad
    • Not Ranked
    • Joined on Tue, Jul 10 2012
    • Satara, Maharashtra
    • Posts 8
    • Points 175
    probe internal DUT signals Reply

    How to probe DUT(VHDL) internal signals for white box coverage??

    Regards,

    Pravin 

    Filed under: , ,
    • Post Points: 20
  • Mon, Sep 2 2013 3:02 AM

    • shalem7
    • Not Ranked
    • Joined on Thu, Jan 19 2012
    • hyderabad, Andhra Pradesh
    • Posts 9
    • Points 120
    Re: probe internal DUT signals Reply

    Hi Pravin,

    ncsim command to probe the DUT(VHDL) Internal sinals is

    ncsim >probe -create : -all -variables -database waves

    :  defines scope

    waves   is database name

    -all -variables probes all objects including variables in the specified scope and in all sub-processes.

    Thanks,

    Shalem

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by pravintavagad at 01 Aug 2013 06:42 AM. Topic has 1 replies.