Home > Community > Forums > Custom IC Design > How to use vcvsp with multiple inputs

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 How to use vcvsp with multiple inputs 

Last post Fri, Sep 29 2006 9:58 AM by archive. 1 replies.
Started by archive 29 Sep 2006 09:58 AM. Topic has 1 replies and 1327 views
Page 1 of 1 (2 items)
Sort Posts:
  • Fri, Sep 29 2006 9:58 AM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    How to use vcvsp with multiple inputs Reply

    I am trying to use a vcvsp component in analoglib with multiple controlling voltages, which means the output voltage (only one output) is a function of four input voltages.  Does any one know how to use vcvsp for this kind of purpose and what kind of format of the data file should I have?  Thanks a lot.


    Originally posted in cdnusers.org by dqiao
    • Post Points: 0
  • Wed, Oct 11 2006 9:16 PM

    • archive
    • Top 75 Contributor
    • Joined on Fri, Jul 4 2008
    • Posts 88
    • Points 4,930
    RE: How to use vcvsp with multiple inputs Reply

    Hi There

    Currently VCVS doesn't support PWL file for multiple input. The common usage for multiple inputs is for digital gate modeling (type=and|nand|or|nor). You can get multiple input sources by connecting voltage sources in series or current sources in parallel. If you want to use multiple inputs, the workaround would be using 4vcvs with PWL in parallel.

    Another option can be to use $table_model function in Verilog-A which can interpret files of that format. More information on Verilog-A can be found in Verilog-A user guide in Cadence Documentation.

    Hope this information helps.


    Originally posted in cdnusers.org by chhabra
    • Post Points: 0
Page 1 of 1 (2 items)
Sort Posts:
Started by archive at 29 Sep 2006 09:58 AM. Topic has 1 replies.