Home > Community > Forums > Mixed-Signal Design > AMS Designer & Parameter Arrays

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 AMS Designer & Parameter Arrays 

Last post Thu, May 23 2013 3:58 AM by MarkusK. 4 replies.
Started by MarkusK 21 May 2013 05:38 AM. Topic has 4 replies and 699 views
Page 1 of 1 (5 items)
Sort Posts:
  • Tue, May 21 2013 5:38 AM

    • MarkusK
    • Not Ranked
    • Joined on Fri, Nov 20 2009
    • Freiburg, Baden-Wurttemberg
    • Posts 15
    • Points 210
    AMS Designer & Parameter Arrays Reply

    Hello everybody,

    I would like to run a mixed mode simulation using some VerilogAMS code. In this code I currently use some parameter arrays to hand over parameters. Unfortunately I get the message that parameter arrays are not supported during the netlisting.

    The simpliest solution would be to split up the parameter arrays, but I do not want to do this.

    Has anybody an idea how I might overcome this problem without rewritting all of the code?

    Thank you very much,
    Markus

    • Post Points: 20
  • Tue, May 21 2013 1:22 PM

    Re: AMS Designer & Parameter Arrays Reply

    Markus,

    Maybe it would help if you posted both the example VerilogAMS code and also the error you get to narrow down precisely what the problem you are seeing is?

    Regards,

    Andrew.

    • Post Points: 20
  • Wed, May 22 2013 12:02 AM

    • MarkusK
    • Not Ranked
    • Joined on Fri, Nov 20 2009
    • Freiburg, Baden-Wurttemberg
    • Posts 15
    • Points 210
    Re: AMS Designer & Parameter Arrays Reply

    Hello Andrew,

    you're right. It's much better with a short example and the exact error message:

     (Shorted) Code:

    module my_module_v0(a);
    inout [0:1] a;
    electrical [0:1] a;
    parameter real cap[0:5] = {0.0,0.0,0.0,0.0,0.0,0.0};
    analog
    begin
    end

    Error Message when starting an AMS simulation (MMSIM10 && NCSIM 10):

    parameter real cap[0:5] = {0.0,0.0,0.0,0.0,0.0,0.0};
                               |   [[Comment: placed at first "[" ]]
    ncvlog: *E,NOTSUP (/pathToFile/my_module_v0/veriloga/veriloga.va,63|18): In AMS Designer, parameter array declaration is not supported.

    The tools are not at the most recent version, but according the documentation "parameter array declarations" are still not supported in NCSIM 12.

    It is clear to me that parameter arrays in verilogAMS are supported only for "pure" Spectre simulations, but a AMS simulation would be very helpful (=much less simulation time) to verify the overall system. The question is how I might change the model in a simple way, so that I can run a AMS simulation (replacing the parameter by a constant is no option for me).

    Thank you very much.

    Best regards,

    Markus

    • Post Points: 20
  • Wed, May 22 2013 10:15 AM

    Re: AMS Designer & Parameter Arrays Reply

    Markus,

    I've done some checks, and this should (at last) be implemented in INCISIV13.1, which is due for release around June 23rd or so (I don't have the precise date). Might you be able to wait a month?

    Regards,

    Andrew.

    • Post Points: 20
  • Thu, May 23 2013 3:58 AM

    • MarkusK
    • Not Ranked
    • Joined on Fri, Nov 20 2009
    • Freiburg, Baden-Wurttemberg
    • Posts 15
    • Points 210
    Re: AMS Designer & Parameter Arrays Reply

    Hello Andrew,

    thank you very much!

    For sure, we would like to run the simulation(s) as early as possible, but one month is a period that's acceptable :-)
    I'll regulary check the release notes of Cadence then!

    Best regards,
    Markus

    • Post Points: 5
Page 1 of 1 (5 items)
Sort Posts:
Started by MarkusK at 21 May 2013 05:38 AM. Topic has 4 replies.