I have a pretty simple doubt. I am using Verilog A based circuit netlist to perform circuit simulation in cadence spectre.
I have defined some flicker noise sources in the same netlist. If I simulated a simple differential amplifier, I can get the inut referred noise through noise analysis.
Now suppose I wish to simulated a clocked comparator, will I need to change the flicker noise models before I do the noise analysis to get the input referred noise for this circuit ? In fact a direct noise analysis just gives noise contriution in the output current, while the input misses them completely. This is probably due to: gain is not exactly defined for clocked circuits in simple noise analysis [as gain is defined based on unique bias points, so it will be defined in case of a static biasing circuit like a differential amplifier unlike the case of clocked comparator].
Probably I will need to do PSS for that or are there any other approaches to derive input referred noise of such clocked circuits ?
Any pointers will be great. Thanks a lot !