Home > Community > Forums > Logic Design > How do we exclued delay cells in RC

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 How do we exclued delay cells in RC  

Last post Thu, Jan 17 2013 6:28 AM by grasshopper. 1 replies.
Started by tanyacool 16 Jan 2013 11:01 PM. Topic has 1 replies.
Page 1 of 1 (2 items)
Sort Posts:

  • Wed, Jan 16 2013 11:01 PM

    • tanyacool
    • Not Ranked
    • Joined on Thu, Oct 4 2012
    • Posts 11
    • Points 190
    How do we exclued delay cells in RC Reply

     hi ,

    i have thi s query regarding RC tool, as to how will the tool be able to exclude the delay cells in a design during synthesis.

     

    thanks

    tanyacool

    • Post Points: 20

  • Thu, Jan 17 2013 6:28 AM

    • grasshopper
    • Top 25 Contributor
    • Joined on Fri, Jul 18 2008
    • Chelmsford, MA
    • Posts 202
    • Points 2,605
    Re: How do we exclued delay cells in RC Reply

     set_attr avoid true <list of cells to avoid>  /

     

    in general, I do not believe RC will use the delay cells since buffers are of similar size and better performance so not very likely to RC to pick the delay cells since it is not trying to close hold. For more information, please refer to the RC Timing Analysis document or the ample informatoin on timing analysis and SDC on the web.

     gh-

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by tanyacool at 16 Jan 2013 11:01 PM. Topic has 1 replies.