Home > Community > Forums > Custom IC Design > Accessing models file "section" in verilog code.

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Accessing models file "section" in verilog code. 

Last post Mon, Dec 17 2012 3:26 AM by Andrew Beckett. 1 replies.
Started by HsFetterman 05 Dec 2012 08:30 PM. Topic has 1 replies and 730 views
Page 1 of 1 (2 items)
Sort Posts:
  • Wed, Dec 5 2012 8:30 PM

    Accessing models file "section" in verilog code. Reply
    Does anyone know how to access the models file "section" from within a verilog model?  I'd like to make a model that is aware of the process corner being simulated to adjust circuit parameters. 
    • Post Points: 20
  • Mon, Dec 17 2012 3:26 AM

    Re: Accessing models file "section" in verilog code. Reply

    Do you mean verilog, or Verilog-A? Either way, this is not that straightforward - you would probably have to have a parameter which varied over the corners, and then pass that into an instance of your Verilog-A/Verilog-AMS model.

    Regards,

    Andrew.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by HsFetterman at 05 Dec 2012 08:30 PM. Topic has 1 replies.