Home > Community > Forums > RF Design > Issue about the transistor sizing of the last stage for loading pin capacitance in high frequency

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Issue about the transistor sizing of the last stage for loading pin capacitance in high frequency 

Last post Mon, Nov 19 2012 6:33 PM by bjbit. 0 replies.
Started by bjbit 19 Nov 2012 06:33 PM. Topic has 0 replies and 709 views
Page 1 of 1 (1 items)
Sort Posts:
  • Mon, Nov 19 2012 6:33 PM

    • bjbit
    • Top 100 Contributor
    • Joined on Tue, Mar 6 2012
    • Posts 65
    • Points 1,120
    Issue about the transistor sizing of the last stage for loading pin capacitance in high frequency Reply

     Hi,

    I am designing padframe of the technology IBM7RF on IC614. Since my circuit will have a output signal at 1 GHz, I have to consider the capacitance from chip package to PCB which could be over 100pF while designing the transistor size of the last stage.  So far from simulations it seems quite impossible to load such big capacitance with a high frequency output signal as much as 1GHz, no matter how big the transistor size is. Do I misunderstand anything? Thanks in advance.

    Best regards, 

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by bjbit at 19 Nov 2012 06:33 PM. Topic has 0 replies.