Home > Community > Forums > Custom IC SKILL > Is there any way to generate verilog(not verilog-A) netlist from schematic with SKILL or other batch

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Is there any way to generate verilog(not verilog-A) netlist from schematic with SKILL or other batch 

Last post Tue, Nov 13 2012 8:39 AM by Andrew Beckett. 1 replies.
Started by clker1 13 Nov 2012 01:43 AM. Topic has 1 replies.
Page 1 of 1 (2 items)
Sort Posts:

  • Tue, Nov 13 2012 1:43 AM

    • clker1
    • Not Ranked
    • Joined on Tue, Nov 13 2012
    • Posts 1
    • Points 20
    Is there any way to generate verilog(not verilog-A) netlist from schematic with SKILL or other batch Reply

    I know how to generate it with verilog-XL simulator. But I want to use script but not GUI to do this. I hate click click and click again.

    Can you help me? 
    • Post Points: 20

  • Tue, Nov 13 2012 8:39 AM

    Re: Is there any way to generate verilog(not verilog-A) netlist from schematic with SKILL or other batch Reply

    The way to do this (from batch) is to create a run directory once (with the GUI), and then you'll have a run directory containing the si.env file (and .vlogifrc file). You can then do:

    si -batch -command netlist runDir

    from the UNIX prompt.

    Andrew.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by clker1 at 13 Nov 2012 01:43 AM. Topic has 1 replies.