Home > Community > Forums > Logic Design > How to add Synthesizable delay into the module

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 How to add Synthesizable delay into the module 

Last post Sun, Nov 11 2012 11:34 AM by grasshopper. 1 replies.
Started by Maheshnb 11 Nov 2012 07:53 AM. Topic has 1 replies and 664 views
Page 1 of 1 (2 items)
Sort Posts:
  • Sun, Nov 11 2012 7:53 AM

    • Maheshnb
    • Not Ranked
    • Joined on Thu, Nov 1 2012
    • Posts 5
    • Points 85
    How to add Synthesizable delay into the module Reply

     Hi all,

               can u any one tell me  How to add Synthesizable delay into the module.

     

    • Post Points: 20
  • Sun, Nov 11 2012 11:34 AM

    • grasshopper
    • Top 25 Contributor
    • Joined on Thu, Jul 17 2008
    • Chelmsford, MA
    • Posts 241
    • Points 3,200
    Re: How to add Synthesizable delay into the module Reply

    Hi Maheshnb,

     

    can you elaborate on what you mean by synthesizable delay ? SDC provides the constraint set_max_delay which is also available in RC native constraints as path_delay but I am not sure what you mean by synthesizable delay.

     

    gh-

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by Maheshnb at 11 Nov 2012 07:53 AM. Topic has 1 replies.