Home > Community > Forums > Custom IC Design > Layout of Big MOSFETs in Virtuoso Layout XL


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Layout of Big MOSFETs in Virtuoso Layout XL 

Last post Wed, Oct 31 2012 12:36 AM by Flyyn Rider. 0 replies.
Started by Flyyn Rider 31 Oct 2012 12:36 AM. Topic has 0 replies and 743 views
Page 1 of 1 (1 items)
Sort Posts:
  • Wed, Oct 31 2012 12:36 AM

    • Flyyn Rider
    • Top 500 Contributor
    • Joined on Sun, Jul 18 2010
    • NY, OH
    • Posts 27
    • Points 360
    Layout of Big MOSFETs in Virtuoso Layout XL Reply

    Dear all,

    I am working in weak inversion regime and in order to suppress the flicker noise I have to keep width of input differential PMOS at 800u. But the layout of this MOS is area inefficient. (FIG 1) http://s1154.beta.photobucket.com/user/samiurrehman123/media/bm/FIG1.jpg.html?sort=3&o=2

    When I use the "multiplier" parameter in the properties of this MOS and value it at 16, it generates 16 layout instances with 50um width.

    (FIG 2)


    When i use the "finger" parameter with the same value it generates one instance with 15 gate sections surronded by a drain and source terminal.(FIG 3)


    My questions are:

    1) Which one of these parameters is better to use, multiplier or figers for the better sizing of MOS? 

    2)I am working in analog domain, when i use multiplier paramter it creates 15 MOS in parallel which would distort the required response of the input differential pair. I mean to say when i put 16 MOS of 50um each instead of 1 800um MOS, current gets divided, transconductance changes and it barely acts as an amplifier. Pluse, it gives me errors in LVS check! So i dont think we must use multiplier parameter in analog layouts.

    3) When i use finger parameter, it again gives me error in LVS check. Is there anything I can do?  In fingers, 16  MOS are not held in paralle rather only the gate poly gets divided which could be shorted and not be much of problem in analog domain. But why an LVS error?



    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by Flyyn Rider at 31 Oct 2012 12:36 AM. Topic has 0 replies.