Home > Community > Forums > Logic Design > Wanted to know the behaviour of RC on different SDC command

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Wanted to know the behaviour of RC on different SDC command 

Last post Thu, Oct 18 2012 11:48 PM by tanyacool. 2 replies.
Started by tanyacool 17 Oct 2012 02:04 AM. Topic has 2 replies.
Page 1 of 1 (3 items)
Sort Posts:

  • Wed, Oct 17 2012 2:04 AM

    • tanyacool
    • Not Ranked
    • Joined on Thu, Oct 4 2012
    • Posts 11
    • Points 190
    Wanted to know the behaviour of RC on different SDC command Reply

     This is something very unusual regarding the behaviour of RC on different SDC commands provided to it.

    I had 2 sdc of the same design:

    One sdc was which i had written it manually

    Second one was the SDC generated by Spyglass tool.

    The interesting thing to be noted here was that with the first SDC file, the tool was showing no error in the log while reading SDC command, but there was a error reported by the second SDC file in the logs.

    The Error showed was like this:

    Could not interpret SDC command. [SDC-202] [read_sdc] and that too on simple SDC commands.

    create_clock

    set_clock_uncertainty
    set_case_analysis

     So in this case wanted to know the behavior of RC on the above SDC commands.

     

    thanks 

    tanyacool

    • Post Points: 20

  • Wed, Oct 17 2012 7:16 AM

    • grasshopper
    • Top 25 Contributor
    • Joined on Fri, Jul 18 2008
    • Chelmsford, MA
    • Posts 202
    • Points 2,605
    Re: Wanted to know the behaviour of RC on different SDC command Reply

    Hi Tanyacool,

    There is no distinction between the Spyglass SDC and your hand created and the commands you mention should be fully supported provided the syntax is legal per SDC app. note

    The commands you mention are all supported in full throughout the flow so I would expect some issue in the syntax causing the errors but it is hard to tell without seeing the full log or the SDC. I suggest you share that with your local support or share with the forum if that is possible for you.

    hope this helps,

    gh-

    • Post Points: 20

  • Thu, Oct 18 2012 11:48 PM

    • tanyacool
    • Not Ranked
    • Joined on Thu, Oct 4 2012
    • Posts 11
    • Points 190
    Re: Wanted to know the behaviour of RC on different SDC command Reply

    hi grasshopper, 

    i just cross checked again with my designregarding the SDC written, the mistake was on my end as the memory.v was also being fed to Spyglass tool, so it was throughing the error, but the SDC which i was writting manually did not have the memory module so it was passing.

     

    Thanks for the clarification.

     Thanks 

    tanyacool

    • Post Points: 5
Page 1 of 1 (3 items)
Sort Posts:
Started by tanyacool at 17 Oct 2012 02:04 AM. Topic has 2 replies.