Home > Community > Forums > Functional Verification > print all the `defines

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 print all the `defines 

Last post Thu, Oct 4 2012 5:29 AM by hannes. 1 replies.
Started by dechaoz05 05 Sep 2012 12:30 PM. Topic has 1 replies.
Page 1 of 1 (2 items)
Sort Posts:

  • Wed, Sep 5 2012 12:30 PM

    • dechaoz05
    • Not Ranked
    • Joined on Tue, Sep 4 2012
    • Posts 1
    • Points 20
    print all the `defines Reply

    Hi is there a way to print all the macros? we've got a sim env where macros are defined from  command line, verilog and specman files. i am looking for a way to list all of the `define during simulation

     

    thx

    dean

    • Post Points: 20

  • Thu, Oct 4 2012 5:29 AM

    • hannes
    • Top 200 Contributor
    • Joined on Fri, Nov 14 2008
    • Bracknell, Berkshire
    • Posts 32
    • Points 610
    Re: print all the `defines Reply

    Hello Dean,
    you can use the command "show defines" to list all `defines known in SPMN.
    Regards,
    -hannes
    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by dechaoz05 at 05 Sep 2012 12:30 PM. Topic has 1 replies.