Home > Community > Forums > Functional Verification > "INTERNAL EXCEPTION" when ncsim

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 "INTERNAL EXCEPTION" when ncsim 

Last post Wed, Aug 22 2012 8:23 PM by Tommy zou. 0 replies.
Started by Tommy zou 22 Aug 2012 08:23 PM. Topic has 0 replies and 1262 views
Page 1 of 1 (1 items)
Sort Posts:
  • Wed, Aug 22 2012 8:23 PM

    • Tommy zou
    • Not Ranked
    • Joined on Wed, Aug 22 2012
    • Posts 1
    • Points 5
    "INTERNAL EXCEPTION" when ncsim Reply

    Hi all,

      When I run a project using ncsim, and find the fatal error, which is list as below, I want to know how can I detect the error more deeper.

    INTERNAL EXCEPTION
    Observed simulation time : 0 FS + 0
    -----------------------------------------------------------------

    The tool has encountered an unexpected condition and must exit.
    Contact Cadence Design Systems customer support about this
    problem and provide enough information to help us reproduce it,
    including the logfile that contains this error message.
      TOOL: ncsim 12.10-s003
     
    HOSTNAME: sh-c-11.hongkong.cortina.local
     
    OPERATING SYSTEM: Linux 2.6.18-238.5.1.el5 #1 SMP Fri Apr 1 18:41:58 EDT 2011 x86_64
     
    MESSAGE: missing unilang library
    -----------------------------------------------------------------


    csi-ncsim - CSI: Cadence Support Investigation, recording details

    Code Item: ra (COD_RA)

    Intermediate File: root (IF_ROOT)

    Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.cvm_pkg:sv (SIG) <0x65123be8>
     
    Decompile: cvm_pkg::cvm_vdb

    Code Item: stream (COD_STREAM)

    Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.cvm_pkg:sv (SIG) <0x65123be8>
     
    Decompile: cvm_pkg::cvm_component

    Simulator Snap Shot: gd (SSS_GD) in snapshot worklib.ilkn_if:sv (SSS)

    Simulator Snap Shot: dynlib (SSS_DYNLIB) in snapshot worklib.ilkn_if:sv (SSS)
    Intermediate File: string (IF_STRING) in verilog_package worklib.cvm_pkg:sv (VST)
     Decompile: vmm_str_match
    Simulator
    Snap Shot: dynpatch (SSS_DYNPATCH) in snapshot worklib.ilkn_if:sv (SSS)
    Intermediate File: string (IF_STRING) in snapshot worklib.ilkn_if:sv (SSS)
     Decompile: /auto/tools/cadence/simulation/INCISIV12.10.003/tools/uvm/uvm_lib/uvm_sv/lib/libuvmpli.so

    Simulator Snap Shot: root (SSS_ROOT) in snapshot worklib.ilkn_if:sv (SSS)
    Internal Code in function: ncmain offset 43

    User Code in function: main offset 27

    User Code in function: __libc_start_main offset 220

    csi-ncsim - CSI: investigation complete took 0.071 secs, send this file to Cadence Support

     Thanks

      Feng

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by Tommy zou at 22 Aug 2012 08:23 PM. Topic has 0 replies.