Home > Community > Forums > Custom IC Design > segment error for symbol

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 segment error for symbol 

Last post Mon, Aug 6 2012 1:51 AM by Andrew Beckett. 1 replies.
Started by uzzy 03 Aug 2012 11:43 AM. Topic has 1 replies and 1350 views
Page 1 of 1 (2 items)
Sort Posts:
  • Fri, Aug 3 2012 11:43 AM

    • uzzy
    • Not Ranked
    • Joined on Wed, Apr 20 2011
    • Posts 7
    • Points 110
    segment error for symbol Reply

    Hello, 

            I wrote a veriloga code for some behavioural modeling. It compiled fine and let me create a symbol. I then instantiated the symbol and tried to sim it with spectre. The spectre simulation bombs and the error message is like "segment error for symbol: pin_name" and it is referring to a line that is located after the veriloga code ends(endmodule). Does anyone know how to get around this problem ?

     Regards,

    Uzzy 

    • Post Points: 20
  • Mon, Aug 6 2012 1:51 AM

    Re: segment error for symbol Reply

    Uzzy,

    Please state:

    • Which tool version you're using (and which simulator - the text says "spectre", but you've added a verilogams E2R connect module keyword)
    • The precise error message (cut and paste from the log file) - "is like" is not good enough. I can't see why the simulator would be complaining about a symbol
    • Ideally provide the veriloga code that shows the problem, and the input.scs which instantiates it.

    Right now there's not enough detail to understand precisely what your problem is.

    Regards,

    Andrew.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by uzzy at 03 Aug 2012 11:43 AM. Topic has 1 replies.