Home > Community > Forums > Digital Implementation > EPS - Dynamic Power Analysis using Vectorless approach

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 EPS - Dynamic Power Analysis using Vectorless approach 

Last post Tue, Jun 12 2012 1:18 PM by sobaesq. 0 replies.
Started by sobaesq 12 Jun 2012 01:18 PM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Tue, Jun 12 2012 1:18 PM

    • sobaesq
    • Not Ranked
    • Joined on Thu, Aug 21 2008
    • Posts 3
    • Points 30
    EPS - Dynamic Power Analysis using Vectorless approach Reply

    What is the recommended flow for this? If we have an SDC file, which components of the SDC file affect the power analysis result?  Such as the clock period & the capacitive load on the primary outputs have obvioius ramnifications?  How do false paths affect the result?  Questions such as these.
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by sobaesq at 12 Jun 2012 01:18 PM. Topic has 0 replies.