Home > Community > Forums > Digital Implementation > SOC ENcounter : Too Many Violations in a Single AND Gate

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 SOC ENcounter : Too Many Violations in a Single AND Gate  

Last post Mon, Mar 5 2012 4:00 AM by Sohaib Qazi. 0 replies.
Started by Sohaib Qazi 05 Mar 2012 04:00 AM. Topic has 0 replies.
Page 1 of 1 (1 items)
Sort Posts:

  • Mon, Mar 5 2012 4:00 AM

    SOC ENcounter : Too Many Violations in a Single AND Gate Reply

    Hi

    While working on SOC Encounter and having only a single gate in a test design. I am getting too much design violations. Like I am getting 

    Total 11 Violations
      Min Area 2
      Min Step 2
      NSMetal 3
      Spacing 2
      Shorts 2

    I am not sure what could be the reason of it but m unable to solve the problem. 

    Any Suggestions ?

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by Sohaib Qazi at 05 Mar 2012 04:00 AM. Topic has 0 replies.