Apparently it is still a tech lef problem, because, for example:
"#WARNING (NREX-28) The height of the first routing layer M1 is 0.000000. It should be larger than 0.000000"
shows that either your tech lef file is badly defined, or that encounter is using a default value.
As stated by Kari previously, this type of information (layer height, spacing, via rules, etc...) is defined in the technology .lef file. To be sure you have such information, just open the.lef files you are using and search for layers definitions looking like that:
If none of the .lef files you are using have such definitions, then you are still missing something. I would advise you to dig a bit into the directory in which you have your technology/library files to find it.
Also, it may be the order of your lef files that is not correct. In the Import Design form, the correct order is to specify first the tech .lef file, then the stdcell .lef file (if in a separate file), then the block .lef files.
If everything else fail, then go back to step 1: ask your vendor/foundry to provide you this tech .lef.