Home > Community > Forums > Functional Verification > VMM to Specman integration

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 VMM to Specman integration 

Last post Tue, Jul 12 2011 4:00 AM by sujntto. 5 replies.
Started by sujntto 06 Jul 2011 06:35 AM. Topic has 5 replies and 3597 views
Page 1 of 1 (6 items)
Sort Posts:
  • Wed, Jul 6 2011 6:35 AM

    • sujntto
    • Not Ranked
    • Joined on Wed, Jul 6 2011
    • Posts 4
    • Points 50
    VMM to Specman integration Reply

    Can anybody help me to integrate Specman verification component(uVC) in system verilog environment.

    Urgent. If anybody knows any link pls share it.

    • Post Points: 20
  • Wed, Jul 6 2011 7:25 AM

    • StephenH
    • Top 25 Contributor
    • Joined on Tue, Sep 2 2008
    • Bristol, Avon
    • Posts 268
    • Points 4,310
    Re: VMM to Specman integration Reply

    There are many options for integrating e and SV together in the same testbench. Rather than trying to list them all here, I think it would be more productive if you contact your local Cadence AE who will gladly help you.

    If you have a UVM or OVM testbench it's easy, via TLM ports, to connect a complete mixed language environment.

    Anything else requires a more bespoke solution depending on your exact requirements, but there is a lot the tools can do to help.

    Steve Hobbs / Applications Engineer / Cadence Functional Verification
    Filed under: , ,
    • Post Points: 20
  • Wed, Jul 6 2011 9:46 PM

    • sujntto
    • Not Ranked
    • Joined on Wed, Jul 6 2011
    • Posts 4
    • Points 50
    Re: VMM to Specman integration Reply
    Hi Stephen, Thanks for your reply.

    I can mention more information about what I am trying to do.

    In this project, we need to connect specman verification component(uVC) in VMM testbench.

    Basically we need to communicate between VMM channels and specman TLM ports.

    Please let us know if there is any feasibility to connect these two.
    • Post Points: 5
  • Wed, Jul 6 2011 9:48 PM

    • sujntto
    • Not Ranked
    • Joined on Wed, Jul 6 2011
    • Posts 4
    • Points 50
    Re: VMM to Specman integration Reply
     There were two cases which were planned for connecting the VMM SV TB to the Specman eVC component

    1. Using Transcation based : -  Connecting the VMM channles to the Specman TLM ports (UVM)  (as described above)

    2. Using clock based  :-  Binding the SV TB (VMM) signals to the Specman eVC component using hdl_path() .

    Please let me know about  the feasible solution.

    Thanks

    Sujith
    • Post Points: 20
  • Thu, Jul 7 2011 3:51 AM

    • StephenH
    • Top 25 Contributor
    • Joined on Tue, Sep 2 2008
    • Bristol, Avon
    • Posts 268
    • Points 4,310
    Re: VMM to Specman integration Reply

    Hi Sujith.

    I see you're now connected to your local support guy, so we'll take the discussion offline.

    Perhaps once you're up and running though, you'd be kind enough to post a summary so other users can benefit from the experience?

    Regards, Steve

    Steve Hobbs / Applications Engineer / Cadence Functional Verification
    • Post Points: 20
  • Tue, Jul 12 2011 4:00 AM

    • sujntto
    • Not Ranked
    • Joined on Wed, Jul 6 2011
    • Posts 4
    • Points 50
    Re: VMM to Specman integration Reply
    Steve, I am not getting any response from local support guy. Please let me know if you tried anything similar to this.

    I came to know that if the code is not following VMM, we can create a wrapper using SV UVM to expose TLM interfaces in the SV world, then  uvm_ml library can be used to connect e and SV. I have doubt here. Is it possible to create SV UVM wrapper on VMM TB ?
    • Post Points: 5
Page 1 of 1 (6 items)
Sort Posts:
Started by sujntto at 06 Jul 2011 06:35 AM. Topic has 5 replies.