Home > Community > Forums > Functional Verification > How to use HAL to analyse VHDL files using unisim library?

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 How to use HAL to analyse VHDL files using unisim library? 

Last post Wed, Jun 1 2011 5:11 AM by PowerfulBANG. 0 replies.
Started by PowerfulBANG 01 Jun 2011 05:11 AM. Topic has 0 replies and 1530 views
Page 1 of 1 (1 items)
Sort Posts:
  • Wed, Jun 1 2011 5:11 AM

    How to use HAL to analyse VHDL files using unisim library? Reply
    Hi all: I am using HAL which comes with Cadence IUS 9.20, but I can't analyse VHDL files using unisim library, which belongs to Xilinx, and Cadence does not have this library. So how can I analyse this kind of files ? " library unisim; use unisim.vcomponents.all; " Thanks and Regards
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by PowerfulBANG at 01 Jun 2011 05:11 AM. Topic has 0 replies.