Home > Community > Forums > Digital Implementation > Cadence ELC Biphase Flip Flop Characterization

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Cadence ELC Biphase Flip Flop Characterization  

Last post Thu, May 26 2011 8:06 AM by eklikeroomys. 1 replies.
Started by eklikeroomys 26 May 2011 07:31 AM. Topic has 1 replies and 1339 views
Page 1 of 1 (2 items)
Sort Posts:
  • Thu, May 26 2011 7:31 AM

    • eklikeroomys
    • Top 150 Contributor
    • Joined on Fri, Mar 11 2011
    • Pretoria, South Africa
    • Posts 55
    • Points 815
    Cadence ELC Biphase Flip Flop Characterization Reply

     Has anybody ever characterized biphase flip flops using ELC before? Im having problems with floating registers, as ELC asserts the second clock before the first, the second register takes the value from the first register (which is floating), and thereby yields a random output, causing the smulation to fail.

    • Post Points: 5
  • Thu, May 26 2011 8:06 AM

    • eklikeroomys
    • Top 150 Contributor
    • Joined on Fri, Mar 11 2011
    • Pretoria, South Africa
    • Posts 55
    • Points 815
    Re: Cadence ELC Biphase Flip Flop Characterization Reply

     Never mind, it had nothing to do with the biphase flip flops. Seems like ELC wants nothing to do with hierarchical cells, eventhough they are expanded.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by eklikeroomys at 26 May 2011 07:31 AM. Topic has 1 replies.