Home > Community > Forums > Functional Verification > Reading input files

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Reading input files 

Last post Mon, Apr 25 2011 10:32 AM by EveBell. 2 replies.
Started by EveBell 14 Apr 2011 11:22 AM. Topic has 2 replies and 1386 views
Page 1 of 1 (3 items)
Sort Posts:
  • Thu, Apr 14 2011 11:22 AM

    • EveBell
    • Not Ranked
    • Joined on Mon, Mar 28 2011
    • Posts 8
    • Points 160
    Reading input files Reply

    Hello,

    Is there anyway that I can include a digital vector file in a verilog netlist file?

    Thank you!

    Filed under:
    • Post Points: 20
  • Thu, Apr 14 2011 11:52 AM

    • tpylant
    • Top 50 Contributor
    • Joined on Fri, Jul 11 2008
    • Austin, TX
    • Posts 135
    • Points 2,030
    Re: Reading input files Reply

    Are you talking about a file with each line representing a vector? For that you can use the readmem task to read it into a memory and then clock it out as needed.

     Tim

    • Post Points: 20
  • Mon, Apr 25 2011 10:32 AM

    • EveBell
    • Not Ranked
    • Joined on Mon, Mar 28 2011
    • Posts 8
    • Points 160
    Re: Reading input files Reply

    Hello again and thanks for your assistance!

    I would like to use Encounter to calculate power dissipation. Is it possible to use the verilog netlist generated for the Virtuoso schematic as the input file??? If not, how can this be accomplished? My layout is not being generated by Encounters synthesis tool, I'm using  Virtuoso.

    Again,

    Thx! 

    Filed under:
    • Post Points: 5
Page 1 of 1 (3 items)
Sort Posts:
Started by EveBell at 14 Apr 2011 11:22 AM. Topic has 2 replies.