Home > Community > Forums > Custom IC Design > Noise analysis on dynamic comparator


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Noise analysis on dynamic comparator 

Last post Sat, Oct 2 2010 4:15 AM by minci. 0 replies.
Started by minci 02 Oct 2010 04:15 AM. Topic has 0 replies and 1703 views
Page 1 of 1 (1 items)
Sort Posts:
  • Sat, Oct 2 2010 4:15 AM

    • minci
    • Top 500 Contributor
    • Joined on Mon, Feb 1 2010
    • Posts 25
    • Points 455
    Noise analysis on dynamic comparator Reply


    I am using  cadence IC5141 usr6 and MMSIM72.

    I want to know the noise performance of my circuit,a dynmic comparator contains a pre-amp followed by latch.

    I select noise analysis in ADE,sweep the frequecny from 1 to 10G,output noise I choose voltage,and select Pos.&Neg. differential output respectively.Then I am confusing about Input noise.Since my input is differential also and there is only one selection,I dont know how to do and just select one vdc source out of two.

    The result is so weried,the input-referred noise is so big that is 1.3e+13.

    I believe I have made some falses but I dont know where.And I try to find the simulation method in spectre manual but only to find nothing valuable about noise analysis.

    I wonder whether noise analysis could be used for dynamic comparator,or just for linear op-amp? If not,how to simulate the noise of dynamic comparator where there are some switches during its operation?


    Best regards



    Filed under:
    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by minci at 02 Oct 2010 04:15 AM. Topic has 0 replies.