Home > Community > Forums > RF Design > About noise-aware PLL design flow

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 About noise-aware PLL design flow  

Last post Thu, Oct 6 2011 8:22 AM by markushschulz. 2 replies.
Started by sriram123 21 Sep 2010 10:08 AM. Topic has 2 replies.
Page 1 of 1 (3 items)
Sort Posts:

  • Tue, Sep 21 2010 10:08 AM

    • sriram123
    • Not Ranked
    • Joined on Thu, Apr 8 2010
    • Posts 6
    • Points 135
    About noise-aware PLL design flow Reply

    I started the noise aware PLL design flow using cadence 5.141ISR and MMSIM7.1 spectre. When I run PSS on my PFD/CP bench, it gives me an error saying

    FATAL(CMI-2010): Assertion failed in file 'check.c' at line 499.

    FATAL(SPECTRE-21):Assertion failed.

    Please help me identify the problem.

     

    Thanks

    Sriram Muralidharan
    • Post Points: 20

  • Tue, Sep 21 2010 10:25 AM

    • Tawna
    • Top 50 Contributor
    • Joined on Fri, Jul 11 2008
    • Snohomish, WA
    • Posts 147
    • Points 4,180
    Re: About noise-aware PLL design flow Reply

    Hi Sriram,

    On possible reason (although I saw this on older versions...not 7.1):

    Check your vsource statements.  Do they all have a dc value set?  

    If they do not, you will see this error.

    If you put a dc value on the vsource, the error will go away.

     I recommend upgrading to MMSIM 7.2 (latest ISR), as this issue may go away with a newer version of spectre.  Otherwise, please contact Cadence Customer Support.

    best regards,

    Tawna

    Best regards, Tawna Wilsey Staff Support AE, Global Customer Support Cadence Design Systems, Inc.
    • Post Points: 20

  • Thu, Oct 6 2011 8:22 AM

    Re: About noise-aware PLL design flow Reply

    Hi Tawna,

    I have the same problems like Sriram. I tried to set up a PFD/CP simulation with the 'Noise Aware PLL Flow'. I inserted my own PFD/CP circuit into the testbench and set up a PSS and PNOISE simulation. For the oscillation sources I just set up a rectangular signal with a frequency of 25 MHz.

    I dont know where the error comes from. Can you or someone else help me?

    Thanx in advance

    Markus

    • Post Points: 5
Page 1 of 1 (3 items)
Sort Posts:
Started by sriram123 at 21 Sep 2010 10:08 AM. Topic has 2 replies.