Home > Community > Forums > Logic Design > Illegal assignment to constant

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Illegal assignment to constant 

Last post Tue, Jun 29 2010 8:29 PM by Jinzhe. 0 replies.
Started by Jinzhe 29 Jun 2010 08:29 PM. Topic has 0 replies and 1483 views
Page 1 of 1 (1 items)
Sort Posts:
  • Tue, Jun 29 2010 8:29 PM

    • Jinzhe
    • Not Ranked
    • Joined on Tue, Jun 1 2010
    • Posts 1
    • Points 5
    Illegal assignment to constant Reply

    Hi all,

           When RTL Compiler do elaborate RTL code, there are a constant value is assigned to the output port.  So I get the below error:

    Error   : Illegal assignment to constant. [CDFG-131] [elaborate]
            : An assignment is made to a constant in file 'dena_asic.v'
     on line 1712.
            : A constant value cannot be the target of an assignment or be connected to an output or an inout port.
     

           How to let RTL Compiler ignore the error and contiune to do elaborate but not quit.

           I have tried the two command below, but it does not work.

           set_attribute hdl_allow_inout_const_port_connect true /
           set_attribute fail_on_error_mesg false /

     

     Many thanks

     

     

     

     

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by Jinzhe at 29 Jun 2010 08:29 PM. Topic has 0 replies.