Home > Community > Forums > Custom IC Design > LVS with Calibre ("wrong floating n-well" error)

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 LVS with Calibre ("wrong floating n-well" error)  

Last post Tue, May 8 2012 2:32 AM by Andrew Beckett. 1 replies.
Started by Ueue 11 Jan 2010 07:00 PM. Topic has 1 replies.
Page 1 of 1 (2 items)
Sort Posts:

  • Mon, Jan 11 2010 7:00 PM

    • Ueue
    • Top 150 Contributor
    • Joined on Wed, Mar 4 2009
    • Pisa, Pisa
    • Posts 41
    • Points 685
    LVS with Calibre ("wrong floating n-well" error) Reply
    Dear all, I have a problem with the LVS. In my circuit there are some p-MOS with the body (n-well) connected to the source at a potential different from VDD. 1) The LVS gives back some errors on the well. Is it a problem or it can be neglected? 2) There is also another error of the same type related to one of the MOS transistors implemented in such well. It seems that the others are not a problem. How is it possible if they are in the same well?? Thanks a lot, Stefano
    • Post Points: 20

  • Tue, May 8 2012 2:32 AM

    Re: LVS with Calibre ("wrong floating n-well" error) Reply

    You'll probably have more luck if you ask this on a Mentor Graphics forum, since it's their tool. It was stuck in the System Design and Verification forum here rather than the Custom IC Design forum to which it's now been moved, which is why it went unanswered for a long time.

    Andrew.

    • Post Points: 5
Page 1 of 1 (2 items)
Sort Posts:
Started by Ueue at 11 Jan 2010 07:00 PM. Topic has 1 replies.