Home > Community > Forums > Logic Design > In encounter RTL compiler, how can I apply speed or size optimization options

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 In encounter RTL compiler, how can I apply speed or size optimization options 

Last post Mon, Sep 21 2009 9:22 AM by learnlearn1. 2 replies.
Started by learnlearn1 16 Sep 2009 09:23 AM. Topic has 2 replies and 2346 views
Page 1 of 1 (3 items)
Sort Posts:
  • Wed, Sep 16 2009 9:23 AM

    In encounter RTL compiler, how can I apply speed or size optimization options Reply

     In Synopsys,  HDL files can be synthesized with speed or size optimization options. 

    How can do the same thing in the rc RTL compiler when I synthesize a file?

    Thanks!

    Filed under:
    • Post Points: 20
  • Wed, Sep 16 2009 5:53 PM

    • grasshopper
    • Top 25 Contributor
    • Joined on Thu, Jul 17 2008
    • Chelmsford, MA
    • Posts 241
    • Points 3,200
    Re: In encounter RTL compiler, how can I apply speed or size optimization options Reply

    Hi learnlearn1,

    this is not much different from DC. RC uses SDC constraints for timing requirements in the same way DC does. You could certainly use RC native constraints but using SDC will allow you to use the same constraints in for all tools without having to convert them. As per area constraints, is there any reason why you would want your design to be bigger. RC always tries to reach the smallest possible design. In the DC world a lot of people set the area goal to 0 which only causes the tool to unncessarily thrash and leads to worse runtime. RC certainly has optimization switches that may lead to better area, etc. but generally speaking, the design output should be the smallest possible design provided the timing constraints are met. Last but not least RC can use CPF constraints for power requirements as well as yield coefficient tables if you want to enable yield optimization.

     hope this helps,

    gh-

    • Post Points: 20
  • Mon, Sep 21 2009 9:22 AM

    RE: In encounter RTL compiler, how can I apply speed or size optimization options Reply
    Dear gh,
    Thanks for your reply. Your info is helpful to me.
    thanks!
    learnlearn1
    • Post Points: 5
Page 1 of 1 (3 items)
Sort Posts:
Started by learnlearn1 at 16 Sep 2009 09:23 AM. Topic has 2 replies.