Home > Community > Forums > Logic Design > Clock tree specification in RtlCompiler

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

 Clock tree specification in RtlCompiler 

Last post Fri, Aug 22 2008 12:55 AM by ScreenName. 0 replies.
Started by ScreenName 22 Aug 2008 12:55 AM. Topic has 0 replies and 1610 views
Page 1 of 1 (1 items)
Sort Posts:
  • Fri, Aug 22 2008 12:55 AM

    • ScreenName
    • Not Ranked
    • Joined on Fri, Aug 22 2008
    • Posts 6
    • Points 30
    Clock tree specification in RtlCompiler Reply

     Hi,

     I would like to specify to RtlCompiler that some pin ([enable] pin of tristate cells) on combinationnal cells must be considered as sync pin.

    The goal is to stop timing path at the input pin of tristate, and balance timing with clock on enable pin.

    Without that, tristate are condiderered as clock gating cells and the path are extended after theses cells.

    Now, the only solution i found, is to perform synthesis with timing violation (more run time, and area...) and to specify clocktree in encounter with the Cts specfile, i would like to have a timing clean design at synthesis step.

    Thanks, if you have solution.

     

    • Post Points: 5
Page 1 of 1 (1 items)
Sort Posts:
Started by ScreenName at 22 Aug 2008 12:55 AM. Topic has 0 replies.