Home > Community > Forums > Custom IC Design

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Custom IC Design Forum

Page 4 of 161     First 12345678 ... Last
  Topics   Replies     Views     Last Post  
Post How to override Rule-deck default FilterOptions in ASSURA
started by RFStuff  on 21 Aug 2014 05:05 AM   
1 1196 By Quek
23 Aug 2014 01:13 AM   
Post Problem with Assura license
started by 03123308555  on 22 Aug 2014 08:36 AM   
1 1194 By Quek
22 Aug 2014 07:25 PM   
Post viva window default size and position
started by david0526  on 07 Aug 2014 05:32 PM   
2 1394 By dontpanic
21 Aug 2014 02:23 AM   
Post Model Library Setup for ADE for IBM PDK bicmos8hp V1.5.0.2HP
started by bimana  on 18 Aug 2014 08:34 AM   
0 285 By bimana
18 Aug 2014 08:34 AM   
Post Run ADE XL with ocean scripts
started by Mohsashi  on 18 Aug 2014 07:01 AM   
0 285 By Mohsashi
18 Aug 2014 07:01 AM   
Post Question of Monte Carlo simulation of Virtuoso 6.1.5
started by bhl3302  on 24 Feb 2013 11:15 PM   
17 4072 By Bims
16 Aug 2014 02:43 PM   
Post How to tell OSS based AMS netlister to avoid using realresolve type
started by AnilRenesas  on 15 Aug 2014 01:40 AM   
2 324 By AnilRenesas
15 Aug 2014 09:28 AM   
Post QVCO designing
started by VIVEK1729  on 12 Aug 2014 06:50 AM   
3 390 By smlogan
14 Aug 2014 12:27 PM   
Post ADEXL: Post-Processing Ocean Scripts - Results Access
started by ronanc  on 01 Aug 2014 04:07 AM   
2 549 By ronanc
14 Aug 2014 07:57 AM   
Post Regarding : PVS - QRC RUN FAILURE
started by narendra046  on 14 Jul 2014 11:27 PM   
5 559 By Andrew Beckett
14 Aug 2014 12:42 AM   
Post ADE-L not finding data after simulation is complete
started by NextGenTech  on 13 Aug 2014 09:53 PM   
1 298 By Andrew Beckett
13 Aug 2014 09:56 PM   
Post ndio pcell gpdk045 nm
started by emmony  on 02 Jun 2014 09:32 AM   
1 1954 By Andrew Beckett
13 Aug 2014 09:50 PM   
Post how to set the voltage initial condition between two nodes?
started by apple419  on 11 Dec 2013 02:35 PM   
9 1512 By Andrew Beckett
13 Aug 2014 03:13 AM   
Post Simulation issue with ideal relay implemented in verilog a
started by lahsivece  on 07 Aug 2014 08:22 AM   
2 448 By lahsivece
12 Aug 2014 10:58 PM   
Post Need info on the betaeff and vdsat parameters found from simulation
started by jdp721  on 11 Aug 2014 10:24 AM   
2 369 By jdp721
12 Aug 2014 10:44 AM   
Post Zero Diagonal Matrix in Jacobian on Net-x
started by RFStuff  on 30 Jul 2014 11:31 PM   
1 494 By Andrew Beckett
12 Aug 2014 09:26 AM   
Post Multiple netlists in single Spectre input file
started by anla  on 12 Aug 2014 05:16 AM   
1 310 By Andrew Beckett
12 Aug 2014 05:45 AM   
Post Specify a file path as a parameter type in Cadence VerilogAMS
started by uzzy  on 02 Oct 2012 07:52 PM   
4 1803 By Andrew Beckett
12 Aug 2014 02:10 AM   
Post Sweeping Vth vs L
started by Arjun RP  on 05 Aug 2014 06:58 PM   
24 700 By Arjun RP
12 Aug 2014 01:20 AM   
Post TSMC 65nm Reference Design Kit
started by xy318575767  on 12 Aug 2014 01:02 AM   
1 323 By Andrew Beckett
12 Aug 2014 01:05 AM   

Page 4 of 161     First 12345678 ... Last

There are 832 guest(s) and 2 member(s) online:
split63, andymont

Most Active Users
1. split63 (20)   

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.