Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
 

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 1 of 14     12345 ... Last
  Topics   Replies     Views     Last Post  
Post RTL compiler - eleborate issue.
started by sandeepsuhas  on 12 Mar 2010 10:28 PM   
1 63 By mclarke
19 Mar 2010 06:56 PM   
Post lec nonequivalent on bi-di IO Pad
started by Arcade9999  on 19 Mar 2010 08:10 AM   
0 18 By Arcade9999
19 Mar 2010 08:10 AM   
Post LEC between a posedge DFF and a low-pass D latch followed by a posedge D flop
started by WorldMaker  on 06 Mar 2010 02:44 PM   
1 69 By WorldMaker
09 Mar 2010 03:49 PM   
Post memory LEC
started by WorldMaker  on 10 Feb 2010 03:12 PM   
2 138 By WorldMaker
07 Mar 2010 08:31 AM   
Post Encounter Write_sdf generate error with Modelsim
started by rv01  on 02 Mar 2010 05:52 PM   
1 88 By TAM1
03 Mar 2010 12:39 AM   
Post Part-table and bodies versions
started by DominiqueP  on 01 Mar 2010 06:59 PM   
0 59 By DominiqueP
01 Mar 2010 06:59 PM   
Post Help: memory equivalence check between RTL and schematic
started by WorldMaker  on 10 Feb 2010 06:29 AM   
3 224 By Sean Lee
26 Feb 2010 10:38 PM   
Post lec blackbox nonequivalent problem
started by Arcade9999  on 26 Feb 2010 11:12 AM   
1 62 By croy
26 Feb 2010 09:26 PM   
Post constraint file
started by my screen  on 21 Nov 2009 07:24 PM   
1 306 By grasshopper
17 Feb 2010 11:53 PM   
Post Ideal Diode Model?
started by romanjcg  on 09 Feb 2010 05:08 AM   
1 183 By oldmouldy
10 Feb 2010 08:41 PM   
Post Simulation of file .JED
started by adios  on 02 Feb 2010 05:22 PM   
2 152 By adios
08 Feb 2010 01:01 AM   
Post Check for positional parameter assignments?
started by JNearing  on 25 Jan 2010 09:06 PM   
1 164 By grasshopper
28 Jan 2010 08:30 PM   
Post Constraint two path in the design to have equal propagation delay
started by diablo  on 16 Nov 2009 11:07 AM   
3 416 By Genky
20 Jan 2010 11:40 AM   
Post Synthesize problem
started by Hava  on 09 Oct 2009 02:02 AM   
3 660 By tiasmith123
18 Jan 2010 03:10 PM   
Post Viewing a .SCH file
started by Aule Mar  on 15 Jan 2010 05:32 AM   
1 233 By oldmouldy
15 Jan 2010 01:40 PM   
Post Need help with VHDL libraries in RTL Compiler
started by yqzhang  on 16 Dec 2009 10:26 PM   
1 300 By Mickey
17 Dec 2009 09:10 AM   
Post UPF to CPF conversion
started by vicky  on 24 Jul 2009 04:35 AM   
4 1156 By ramyavt
17 Dec 2009 07:18 AM   
Post User defined data registers in JTAG
started by Leo1008  on 12 Nov 2009 03:43 AM   
2 376 By ahnnelopez
13 Dec 2009 08:27 AM   
Post naming style for generate statement in RTL
started by diablo  on 25 Nov 2009 09:46 AM   
5 504 By angelster
10 Dec 2009 09:03 AM   
Post error occured while importing netlist
started by gopinathkannan  on 11 Nov 2009 09:21 PM   
4 489 By ryangarg05
05 Dec 2009 01:05 AM   

Page 1 of 14     12345 ... Last

There are 39 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.