Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
 

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 1 of 19     12345 ... Last
  Topics   Replies     Views     Last Post  
Post TLU support for RC?
started by Alex Kli  on Yesterday at 07:53 AM   
3 53 By grasshopper
Yesterday at 08:43 AM   
Post RC synthesis flows
started by sureshm  on 04 Feb 2012 10:09 AM   
0 127 By sureshm
04 Feb 2012 10:09 AM   
Post RTL Compiler: DFT Checks and non controllable/observable I/O
started by moogyd  on 31 Jan 2012 06:01 AM   
4 220 By bmiller
02 Feb 2012 09:54 AM   
Post unix shell command with slightly complicated commands
started by Rashed Islam  on 31 Jan 2012 11:19 AM   
7 248 By grasshopper
01 Feb 2012 07:16 AM   
Post RTL Compiler: Remove Empty Modules
started by moogyd  on 31 Jan 2012 05:56 AM   
2 184 By moogyd
31 Jan 2012 06:38 AM   
Post RC report gates
started by Stevan  on 13 Dec 2011 10:05 AM   
1 1050 By grasshopper
24 Jan 2012 12:27 PM   
Post RTL compiler - synthesis
started by Ivan13  on 15 Jan 2012 05:19 AM   
1 574 By grasshopper
24 Jan 2012 12:13 PM   
Post Anyone ever import an ATE tester STDF fail log into Encounter Diagnostics?
started by SteveJ  on 12 Jan 2012 04:18 PM   
0 566 By SteveJ
12 Jan 2012 04:18 PM   
Post CDC functional checks are not validated for design.
started by vaizguy  on 05 Jan 2012 08:39 PM   
6 762 By vaizguy
12 Jan 2012 06:50 AM   
Post How to report leaf cell area
started by tompy  on 19 Dec 2011 10:46 PM   
0 892 By tompy
19 Dec 2011 10:46 PM   
Post RTL Compiler
started by Mandate  on 07 Dec 2011 11:10 PM   
1 1095 By grasshopper
09 Dec 2011 07:33 PM   
Post LEC - confusion with rtl vs netlist
started by bharat1001  on 07 Dec 2011 10:25 AM   
1 1099 By croy
09 Dec 2011 09:30 AM   
Post RE: How to change the X and Y axis in OrCAD Probe?
started by alokt  on 05 Dec 2011 07:38 PM   
0 1089 By alokt
05 Dec 2011 07:38 PM   
Post How to force RTL compiler to use a particular net name
started by deeps4  on 30 Nov 2011 06:45 AM   
3 1188 By deeps4
01 Dec 2011 12:52 AM   
Post TIP OF THE MONTH : Reporting similarity between two designs (new for v7.1!)
started by archive  on 25 Jun 2007 09:26 AM   
1 1763 By MaheshSiddappa
16 Nov 2011 03:09 PM   
Post RC -- how to report the hold viols ?
started by nozuey  on 09 Nov 2011 10:35 AM   
4 1523 By bmiller
09 Nov 2011 09:14 PM   
Post starting RTL compiler and Encounter
started by jun1119  on 03 Nov 2011 11:25 AM   
1 1649 By grasshopper
09 Nov 2011 01:22 PM   
Post RTL Compiler Error message [VLOGPT-46] [read_hdl]
started by naveenkumar  on 03 Nov 2011 02:43 AM   
1 1573 By croy
09 Nov 2011 10:14 AM   
Post problem with reading TCF - file in RC
started by Alex Kli  on 03 Nov 2011 07:59 AM   
3 1685 By grasshopper
03 Nov 2011 12:44 PM   
Post RTL compiler inner clock definition
started by EvgeniySUAI  on 14 Dec 2010 10:21 AM   
6 1941 By EvgeniySUAI
20 Feb 2011 10:20 AM   

Page 1 of 19     12345 ... Last

There are 31 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.