Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 1 of 86     12345 ... Last
  Topics   Replies     Views     Last Post  
Post Cannot find output terms for clock synthesis
started by FMRLI  on Yesterday at 06:18 AM   
0 41 By FMRLI
Yesterday at 06:18 AM   
Post Pads on 3D IC
started by Costero  on Yesterday at 02:50 AM   
0 36 By Costero
Yesterday at 02:50 AM   
Post Parasitic Extraction including floating stripes on top metal layer
started by salmancmosis  on 30 Jul 2014 12:53 AM   
0 43 By salmancmosis
30 Jul 2014 12:53 AM   
Post Litho physical analyser is used to reduce variations in 90 nm and below. What exactly is a hotspot in the context of LPA ?
started by GayathriJ  on 29 Jul 2014 10:24 PM   
0 46 By GayathriJ
29 Jul 2014 10:24 PM   
Post ELC not using spectre
started by Khenglish  on 23 Jul 2014 02:23 PM   
4 49 By Khenglish
25 Jul 2014 10:59 AM   
Post ELC cannot run db_spice
started by great ljx  on 23 Jul 2014 08:35 PM   
1 42 By Khenglish
24 Jul 2014 09:57 AM   
Post ELC (Simulation failed with the status 25600)
started by maple  on 24 Jul 2014 02:03 AM   
0 42 By maple
24 Jul 2014 02:03 AM   
Post Cadence ELC not recognising SPECTRE format
started by eklikeroomys  on 16 May 2011 03:08 AM   
4 2958 By maple
24 Jul 2014 01:43 AM   
Post script to run IRUN
started by tonio  on 23 Jul 2014 11:52 AM   
0 32 By tonio
23 Jul 2014 11:52 AM   
Post Import Synthesized Verilog Netlist to Virtuoso
started by gnaw  on 23 Jul 2014 07:40 AM   
0 29 By gnaw
23 Jul 2014 07:40 AM   
Post IC5141 CDL in skipping passive devices
started by lcaley  on 20 May 2013 01:19 PM   
2 944 By csst
23 Jul 2014 02:56 AM   
Post Help with designing of NEMS switch in pspice
started by rajrevanth61  on 22 Jul 2014 09:38 AM   
0 46 By rajrevanth61
22 Jul 2014 09:38 AM   
Post Design partition in soc encounter 10.1
started by FMRLI  on 21 Jul 2014 10:56 AM   
0 47 By FMRLI
21 Jul 2014 10:56 AM   
Post Minarea violation in SOC encounter
started by Zahra  on 19 Jul 2014 03:20 AM   
0 54 By Zahra
19 Jul 2014 03:20 AM   
Post ncvhdl compilation error
started by livid  on 18 Jul 2014 04:47 AM   
0 34 By livid
18 Jul 2014 04:47 AM   
Post How to Characterize the timing information for level shifter with two supplys?
started by phoenixson  on 16 Jul 2014 07:04 PM   
0 50 By phoenixson
16 Jul 2014 07:04 PM   
Post Short violation
started by skow  on 14 Jul 2014 06:01 PM   
7 92 By skow
16 Jul 2014 10:24 AM   
Post EPS TMPDIR environment variable
started by jackIT  on 01 Jul 2014 10:02 AM   
2 423 By jackIT
15 Jul 2014 08:01 AM   
Post A problem in ELC (Encounter Library Characterizer)
started by Hyunny  on 23 Feb 2011 07:51 AM   
4 1714 By great ljx
12 Jul 2014 07:58 PM   
Post Parameters not being compiled in cell characterization
started by leonardoneves  on 13 Jun 2014 08:02 AM   
1 1096 By great ljx
10 Jul 2014 11:13 PM   

Page 1 of 86     12345 ... Last

There are 458 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.