<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="http://www.cadence.com/Community/utility/FeedStylesheets/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/"><channel><title>Is anybody out there a Software Verification Engineer?</title><link>http://www.cadence.com/Community/blogs/sd/archive/2008/07/16/is-anybody-out-there-a-software-verification-engineer.aspx</link><description>In my 2004 book, Co-Verification of Hardware and Software for ARM SoC Design , I wrote about the concept of a co-verification engineer. It&amp;#39;s the very last section of the book. Although a lot of people told me they read the book (and some actually</description><dc:language>en</dc:language><generator>CommunityServer 2007.1 (Build: 20917.1142)</generator><item><title>Thoughts on AMS Verification Inspired by the DV Club Lunch</title><link>http://www.cadence.com/Community/blogs/sd/archive/2008/07/16/is-anybody-out-there-a-software-verification-engineer.aspx#12710</link><pubDate>Fri, 14 Nov 2008 18:38:41 GMT</pubDate><guid isPermaLink="false">75bcbcf9-38a3-4e2e-b84b-26c8c46a9500:12710</guid><dc:creator>Functional Verification</dc:creator><description>&lt;p&gt;Last week I had the pleasure of attending a DV Club lunch presentation from Dr. Henry Chang of Designers&amp;amp;#39;&lt;/p&gt;
&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=12710" width="1" height="1"&gt;</description></item><item><title>Verification techniq ... </title><link>http://www.cadence.com/Community/blogs/sd/archive/2008/07/16/is-anybody-out-there-a-software-verification-engineer.aspx#11491</link><pubDate>Thu, 25 Sep 2008 12:34:40 GMT</pubDate><guid isPermaLink="false">75bcbcf9-38a3-4e2e-b84b-26c8c46a9500:11491</guid><dc:creator>Anonymous</dc:creator><description>&lt;p&gt;Verification techniques used in hardware industry have all been defined and created in the software industry first (except maybe the random generation provided by Specman). I mean test cases suite, mutational code and even formal proof. &lt;/p&gt;
&lt;p&gt;All these techniques i use every day were teached me by a Software Verification Specialist (Nuclear, automative, aeronautic industry) with 20 years experience.&lt;/p&gt;
&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=11491" width="1" height="1"&gt;</description></item><item><title>See you at CDNLive San Jose next week - Functional Verification - Cadence Community</title><link>http://www.cadence.com/Community/blogs/sd/archive/2008/07/16/is-anybody-out-there-a-software-verification-engineer.aspx#11148</link><pubDate>Thu, 04 Sep 2008 18:44:58 GMT</pubDate><guid isPermaLink="false">75bcbcf9-38a3-4e2e-b84b-26c8c46a9500:11148</guid><dc:creator>See you at CDNLive San Jose next week - Functional Verification - Cadence Community</dc:creator><description>&lt;p&gt;Pingback from &amp;nbsp;See you at CDNLive San Jose next week - Functional Verification - Cadence Community&lt;/p&gt;
&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=11148" width="1" height="1"&gt;</description></item></channel></rss>