<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="http://www.cadence.com/Community/utility/FeedStylesheets/atom.xsl" media="screen"?><feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en"><title type="html">System Design and Verification</title><subtitle type="html">This blog covers topics related to system design and verification including system simulation and analysis, high-level synthesis, acceleration, emulation, HW/SW co-verification, verification IP and system power verification and analysis.</subtitle><id>http://www.cadence.com/Community/blogs/sd/atom.aspx</id><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/default.aspx" /><link rel="self" type="application/atom+xml" href="http://www.cadence.com/Community/blogs/sd/atom.aspx" /><generator uri="http://communityserver.org" version="3.1.20917.1142">Community Server</generator><updated>2009-12-01T06:00:00Z</updated><entry><title>Running Incisive on Ubuntu Linux</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/03/04/running-incisive-on-ubuntu-linux.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/03/04/running-incisive-on-ubuntu-linux.aspx</id><published>2010-03-04T14:00:00Z</published><updated>2010-03-04T14:00:00Z</updated><content type="html">Ubuntu is by many accounts the most popular and the easiest to use Linux distribution for the desktop. Unfortunately for Linux enthusiasts, Cadence tends to follow the EDA Industry OS Roadmap when selecting operating systems to support. I would guess that it&amp;#39;s a fairly common problem that users don&amp;#39;t want to use one of the two primary Linux platforms, Red Hat Enterprise Linux (RHEL) or SUSE Linux Enterprise (SLES). Most of the time it&amp;#39;s because these are not easily available. From time...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/03/04/running-incisive-on-ubuntu-linux.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=26486" width="1" height="1"&gt;</content><author><name>jasona</name><uri>http://www.cadence.com/Community/members/jasona.aspx</uri></author><category term="Incisive" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Incisive/default.aspx" /><category term="linux" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/linux/default.aspx" /><category term="Ubuntu" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Ubuntu/default.aspx" /><category term="Virtual Machine" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Virtual+Machine/default.aspx" /><category term="Systemm Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Systemm+Design+and+Verification/default.aspx" /></entry><entry><title>Quiet Before The Storm? And What to Expect at DVCon 2010</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/02/22/why-the-esl-quot-baby-quot-is-due-for-certain-this-year-and-what-to-expect-at-dvcon-2010.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/02/22/why-the-esl-quot-baby-quot-is-due-for-certain-this-year-and-what-to-expect-at-dvcon-2010.aspx</id><published>2010-02-22T14:00:00Z</published><updated>2010-02-22T14:00:00Z</updated><content type="html">In the last couple weeks Mentor did an about-face and decided to embrace SystemC ( I told you that would happen! ), and then Synopsys threw down the gauntlet and decided to buy two Virtual Protoyping companies. Supposedly, the word on the street is they are preparing to buy a high-level synthesis company before the year is out. Is all that cash they brag about burning a hole in their pocket? Hardly. They&amp;#39;ve come to realize, as we and Mentor did years ago, that the biggest part of EDA&amp;#39;s future...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/02/22/why-the-esl-quot-baby-quot-is-due-for-certain-this-year-and-what-to-expect-at-dvcon-2010.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=25818" width="1" height="1"&gt;</content><author><name>SteveSvoboda</name><uri>http://www.cadence.com/Community/members/SteveSvoboda.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="ESL" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ESL/default.aspx" /><category term="SystemC" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/SystemC/default.aspx" /><category term="DVCon" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/DVCon/default.aspx" /></entry><entry><title>Moving Past The Missing Model Syndrome</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/02/18/moving-past-the-missing-model-syndrome.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/02/18/moving-past-the-missing-model-syndrome.aspx</id><published>2010-02-18T16:30:00Z</published><updated>2010-02-18T16:30:00Z</updated><content type="html">One of the issues that has hindered the progress of using Virtual Platforms for early software development is missing models. I recall seeing Axys Design&amp;#39;s Maxsim tool back around 2001 and thinking how cool it was. All the user had to do was drag and drop models and wire them together to create a working Virtual Platform. At the time I was working at Axis Systems so we always called Axys &amp;quot;the other Axis&amp;quot;. Axys was eventually acquired by ARM in 2004, but the block diagram editor still...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/02/18/moving-past-the-missing-model-syndrome.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=25976" width="1" height="1"&gt;</content><author><name>jasona</name><uri>http://www.cadence.com/Community/members/jasona.aspx</uri></author><category term="ARM" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ARM/default.aspx" /><category term="virtual platform" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/virtual+platform/default.aspx" /><category term="System Design and  Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and++Verification/default.aspx" /><category term="SoC" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/SoC/default.aspx" /><category term="C-to-Silcon" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/C-to-Silcon/default.aspx" /><category term="Fast Models" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Fast+Models/default.aspx" /><category term="Models" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Models/default.aspx" /></entry><entry><title>Methodology Is Important But Language Matters - Part 2</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/02/09/methodology-is-important-but-language-matters-part-2.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/02/09/methodology-is-important-but-language-matters-part-2.aspx</id><published>2010-02-09T17:00:00Z</published><updated>2010-02-09T17:00:00Z</updated><content type="html">In this blog, I would like to discuss the direction in the languages that will be chosen for TLM (or ESL) verification. Transaction-Level Models have been used for long time as simulation models. As we start to use more and more high-level synthesis, the link to design and implementation is becoming more important and as such, we need to develop also a mainstream verification environment that will support the new flow. Extension of existing verification methodology is required In order to help the...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/02/09/methodology-is-important-but-language-matters-part-2.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=25059" width="1" height="1"&gt;</content><author><name>Ran Avinun</name><uri>http://www.cadence.com/Community/members/Ran-Avinun.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="Verification planning and management" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Verification+planning+and+management/default.aspx" /><category term="ESL handoff" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ESL+handoff/default.aspx" /><category term="C-to-Silicon Compiler" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/C-to-Silicon+Compiler/default.aspx" /><category term="High-Level Synthesis" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/High-Level+Synthesis/default.aspx" /><category term="verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/verification/default.aspx" /><category term="embedded software" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/embedded+software/default.aspx" /><category term="virtual protoype" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/virtual+protoype/default.aspx" /><category term="SystemC" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/SystemC/default.aspx" /><category term="TLM" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/TLM/default.aspx" /><category term="TLM 2.0-driven design" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/TLM+2.0-driven+design/default.aspx" /><category term="TLM-driven design" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/TLM-driven+design/default.aspx" /></entry><entry><title>What Does The History of RTL Adoption Foreshadow For The Future of TLM Methodology Adoption?</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/02/02/what-does-industry-adoption-of-rtl-methodology-foreshadow-for-the-future-of-tlm-methodology.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/02/02/what-does-industry-adoption-of-rtl-methodology-foreshadow-for-the-future-of-tlm-methodology.aspx</id><published>2010-02-02T14:00:00Z</published><updated>2010-02-02T14:00:00Z</updated><content type="html">Cadence is in the vanguard of a movement to a higher level of productivity via the abstraction and automation provided by Transaction Level Modeling (TLM). The industry is motivated to adopt this new methodology by its promise of achieving profitable results through project predictability and system team productivity.Without such a methodology shift projects and companies are failing at increasing rates. The question many people ask is when will they move to this new approach? Figure 1 - History...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/02/02/what-does-industry-adoption-of-rtl-methodology-foreshadow-for-the-future-of-tlm-methodology.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=25101" width="1" height="1"&gt;</content><author><name>Steve Brown</name><uri>http://www.cadence.com/Community/members/Steve-Brown.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/verification/default.aspx" /><category term="IP re-use" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/IP+re-use/default.aspx" /><category term="RTL" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/RTL/default.aspx" /><category term="TLM" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/TLM/default.aspx" /><category term="synthesis" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/synthesis/default.aspx" /></entry><entry><title>How Big Is An int?</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/29/how-big-is-an-int.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/01/29/how-big-is-an-int.aspx</id><published>2010-01-29T18:30:00Z</published><updated>2010-01-29T18:30:00Z</updated><content type="html">This week I&amp;#39;m taking a break from my series on Android System Verification to talk about something completely different. One of the interesting things about working on Incisive Software Extensions (ISX) is the wide variety of embedded software and processors I learn about. Recently, I worked on a project with a very small Verilog CPU. As a tool provider we do our best to make all of our tools as generic as possible so they can be used regardless of the CPU type, C compiler, CPU model type, memory...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/29/how-big-is-an-int.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=25140" width="1" height="1"&gt;</content><author><name>jasona</name><uri>http://www.cadence.com/Community/members/jasona.aspx</uri></author><category term="ISX" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ISX/default.aspx" /><category term="Small Device C Compiler" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Small+Device+C+Compiler/default.aspx" /><category term="z80" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/z80/default.aspx" /><category term="wishbone" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/wishbone/default.aspx" /><category term="OpenCores" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/OpenCores/default.aspx" /></entry><entry><title>Methodology Is Important But Language Matters - Part 1</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/26/methodology-is-important-but-language-matters-part-i.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/01/26/methodology-is-important-but-language-matters-part-i.aspx</id><published>2010-01-26T14:00:00Z</published><updated>2010-01-26T14:00:00Z</updated><content type="html">Historical trends in languages Many of us have traveled around the world, and while we can often communicate with local people in our own language, we realize it is best to communicate using the local language. It helps to &amp;quot;break the ice&amp;quot; if you at least try to use some of the local language, perhaps from a guide book. The moment you do it, barriers are removed, and you are more trusted. All this considered, it is still a significant handicap to use the wrong language for the task at hand...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/26/methodology-is-important-but-language-matters-part-i.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=25058" width="1" height="1"&gt;</content><author><name>Ran Avinun</name><uri>http://www.cadence.com/Community/members/Ran-Avinun.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="Verification planning and management" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Verification+planning+and+management/default.aspx" /><category term="OVM" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/OVM/default.aspx" /><category term="ESL" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ESL/default.aspx" /><category term="ASIC/ASSP" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ASIC_2F00_ASSP/default.aspx" /><category term="C-to-Silicon" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/C-to-Silicon/default.aspx" /><category term="virtual platform" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/virtual+platform/default.aspx" /><category term="TLM" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/TLM/default.aspx" /><category term="planning and management" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/planning+and+management/default.aspx" /><category term="virtual prototype" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/virtual+prototype/default.aspx" /><category term="ANSI-C" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ANSI-C/default.aspx" /><category term="TLM 2.0-driven design" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/TLM+2.0-driven+design/default.aspx" /><category term="OSCiI" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/OSCiI/default.aspx" /><category term="ESL High Level Synthesis" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ESL+High+Level+Synthesis/default.aspx" /><category term="C program" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/C+program/default.aspx" /></entry><entry><title>Android System Verification Part 6</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/15/android-system-verification-part-6.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/01/15/android-system-verification-part-6.aspx</id><published>2010-01-15T14:00:00Z</published><updated>2010-01-15T14:00:00Z</updated><content type="html">Welcome to Part 6 of Android System Verification. It&amp;#39;s getting hard to trace back to the previous articles, so here is a complete list of links: Part 1 Part 2 Part 3 Part 4 Part 5 Last time I showed how to create hardware stimulus and use coverage to keep track of the generated stimulus across multiple runs. Recall, that we were sending commands representing hardware stimulus to the Android device and the operations could be seen on the emulated device display, but there was no way to check the...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/15/android-system-verification-part-6.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=24634" width="1" height="1"&gt;</content><author><name>jasona</name><uri>http://www.cadence.com/Community/members/jasona.aspx</uri></author><category term="android" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/android/default.aspx" /><category term="system" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/system/default.aspx" /><category term="emulator" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/emulator/default.aspx" /><category term="System Design and Verifcation" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verifcation/default.aspx" /></entry><entry><title>Back to Work in 2010</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/06/back-to-work-in-2010.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/01/06/back-to-work-in-2010.aspx</id><published>2010-01-06T14:00:00Z</published><updated>2010-01-06T14:00:00Z</updated><content type="html">It&amp;#39;s back to work in 2010. Thanks for all the great feedback in 2009. I plan to continue to bring readers interesting material about System Design and Verification in 2010. When I got back to work this week I fired up an openSUSE 10.2 VMWare image I sometimes use for development. The boot menu is normally a nice blue menu like this: This time however, I got the picture below with penguins running around the screen. I had seen the penguins infrequently in the past, but never really bothered to...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/06/back-to-work-in-2010.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=24360" width="1" height="1"&gt;</content><author><name>jasona</name><uri>http://www.cadence.com/Community/members/jasona.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="linux" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/linux/default.aspx" /><category term="code offets" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/code+offets/default.aspx" /><category term="global warming" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/global+warming/default.aspx" /></entry><entry><title>Is The Industry Ready For Mainstream Adoption of Higher Abstraction?</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/04/is-the-industry-ready-for-mainstream-adoption-of-higher-abstraction.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2010/01/04/is-the-industry-ready-for-mainstream-adoption-of-higher-abstraction.aspx</id><published>2010-01-04T18:00:00Z</published><updated>2010-01-04T18:00:00Z</updated><content type="html">I was recently part of an industry wide interview conducted by Clive &amp;quot;Max&amp;quot; Maxfield of TechBites . Max is trying to uncover the reality behind the apparent trend to move to the high level abstraction of transactions for design and verification. I gave the Cadence point of view that this is indeed a real trend, that major customers are moving fast to adopt a TLM design and verification solution to achieve higher productivity, quality, and more reusability of the design IP. While the EDA...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2010/01/04/is-the-industry-ready-for-mainstream-adoption-of-higher-abstraction.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=24292" width="1" height="1"&gt;</content><author><name>Steve Brown</name><uri>http://www.cadence.com/Community/members/Steve-Brown.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="SystemC" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/SystemC/default.aspx" /><category term="TLM" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/TLM/default.aspx" /></entry><entry><title>Android System Verification Part 5</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/29/android-system-verification-part-5.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2009/12/29/android-system-verification-part-5.aspx</id><published>2009-12-29T14:00:00Z</published><updated>2009-12-29T14:00:00Z</updated><content type="html">In the previous article I introduced the use of Specman for generating sequences of commands to send to the Android emulator. I demonstrated a better way to generate hardware stimulus compared to using the original telnet connection to the Android console. The technique was also better than trying to think of all possible combinations of commands and trying to create a script or C program to cover everything. Today, I will demonstrate how to use coverage to understand the generated sequences and...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/29/android-system-verification-part-5.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=24184" width="1" height="1"&gt;</content><author><name>jasona</name><uri>http://www.cadence.com/Community/members/jasona.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="android" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/android/default.aspx" /><category term="GPS" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/GPS/default.aspx" /></entry><entry><title>Imitation Is The Sincerest Form Of Flattery - We Thank You!</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/21/imitation-is-the-sincerest-form-of-flattery-we-thank-you.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2009/12/21/imitation-is-the-sincerest-form-of-flattery-we-thank-you.aspx</id><published>2009-12-21T14:00:00Z</published><updated>2009-12-21T14:00:00Z</updated><content type="html">Let me start by sharing some recent blog activity showing competitors doing some admittedly admirable marketing work . Check it out. They write well, gather some good data, etc. All &amp;quot;good stuff&amp;quot; to help customers like you make an &amp;quot;informed decision&amp;quot;. In the spirit of sharing other &amp;quot;good stuff&amp;quot; with you, let me review just a couple of 2009 highlights of our successes in the ESL domain. 2009 was the year Cadence launch significant new system-level/ESL products - C-to-Silicon...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/21/imitation-is-the-sincerest-form-of-flattery-we-thank-you.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=24083" width="1" height="1"&gt;</content><author><name>Steve Brown</name><uri>http://www.cadence.com/Community/members/Steve-Brown.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="Incisive" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Incisive/default.aspx" /><category term="C-to-Silicon Compiler" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/C-to-Silicon+Compiler/default.aspx" /><category term="ESL" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ESL/default.aspx" /><category term="Incisive Software Extensions" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Incisive+Software+Extensions/default.aspx" /></entry><entry><title>Android System Verification Part 4</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/11/android-system-verification-part-4.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2009/12/11/android-system-verification-part-4.aspx</id><published>2009-12-11T16:00:00Z</published><updated>2009-12-11T16:00:00Z</updated><content type="html">Welcome to Part 4 of Android System Verification. If you are just joining make sure to read the previous three parts to get up to speed. In Part 3 I demonstrated how to use a C program to connect to the Android emulator&amp;#39;s telnet server and how to write a simple main() function using the C API to send commands to the Android emulator to perform various hardware operations. This was much improved compared to typing commands into a telnet client. One option for verification is to make the main into...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/11/android-system-verification-part-4.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=23775" width="1" height="1"&gt;</content><author><name>jasona</name><uri>http://www.cadence.com/Community/members/jasona.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="android" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/android/default.aspx" /><category term="C program" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/C+program/default.aspx" /></entry><entry><title>ARM Techcon3 Virtual Classroom</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/04/arm-techcon3-virtual-classroom.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2009/12/04/arm-techcon3-virtual-classroom.aspx</id><published>2009-12-04T14:00:00Z</published><updated>2009-12-04T14:00:00Z</updated><content type="html">For those that read my September post about ARM Techcon3 in Santa Clara but couldn&amp;#39;t make it, the Virtual Classroom is now open. All of the recorded presentations are available. You need to register, but the process was painless and I was watching presentations within a few minutes of registering. There is a filter to quickly find what you are interested in. Now I can listen to the keynote by T. J. Rodgers that I missed. I especially recommend it if you are interested in wine. Jason Andrews...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/04/arm-techcon3-virtual-classroom.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=23606" width="1" height="1"&gt;</content><author><name>jasona</name><uri>http://www.cadence.com/Community/members/jasona.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="ARM" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/ARM/default.aspx" /><category term="Techcon3" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Techcon3/default.aspx" /></entry><entry><title>Android System Verification - Part 3</title><link rel="alternate" type="text/html" href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/01/android-system-verification-part-3.aspx" /><id>http://www.cadence.com/Community/blogs/sd/archive/2009/12/01/android-system-verification-part-3.aspx</id><published>2009-12-01T14:00:00Z</published><updated>2009-12-01T14:00:00Z</updated><content type="html">In Part 2 of this series on Android System Verification I provided the basics on how to use the Android emulator console to connect to the built in telnet server and send commands to the emulator. These commands represent hardware events related to power, network, gsm, geo, and sms. In this installment I will describe how to automate this connection by using a C program to send the emulator commands. After sending commands via telnet it was clear that typing commands is not a good way to do verification...(&lt;a href="http://www.cadence.com/Community/blogs/sd/archive/2009/12/01/android-system-verification-part-3.aspx"&gt;read more&lt;/a&gt;)&lt;img src="http://www.cadence.com/Community/aggbug.aspx?PostID=23453" width="1" height="1"&gt;</content><author><name>jasona</name><uri>http://www.cadence.com/Community/members/jasona.aspx</uri></author><category term="System Design and Verification" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/System+Design+and+Verification/default.aspx" /><category term="Specman" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/Specman/default.aspx" /><category term="android" scheme="http://www.cadence.com/Community/blogs/sd/archive/tags/android/default.aspx" /></entry></feed>