will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > System Design and Verification > why are cadence and forte presenting together at dac
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the System Design and Verification blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Why are Cadence and Forte Presenting Together at DAC?

Comments(1)Filed under: High-Level Synthesis, SystemC, DAC, hls, C-to-Silcon Compiler, Forte Cynthesizer

You may or may not have noticed that Cadence's DAC Theater schedule features an intriguing combination of presenters next Tuesday:

Tuesday, June 04, 2013


11:30 AMForte and CadenceHow to Broadly Deploy SystemC High-level Synthesis for Production Hardware Design


The obvious question is, "Why are two high-level synthesis direct competitors presenting together?"

The answer starts back at an "experts at the table" panel session on high-level IP that occurred back in February. Brett Cline from Forte and Mark Warren from Cadence were among the participants, and found themselves agreeing on every point. It made for a less-than-exciting panel discussion, but as companies, we realized that we both share the same mission - to help companies more efficiently design and verify competitive IP by moving to SystemC-driven high-level synthesis.

So in this theater presentation, Mark will share the stage with Mike Meredith from Forte. Both lead the technical field deployment efforts for their respective companies, and they will share their experiences in helping companies and engineers move up from RTL to high-level design and verification with SystemC. The presentation will briefly outline "the why" (the benefits of making this move) and then will focus mostly on "the how". How you go about acquiring the skills, how you incorporate it into your methodology, how you choose the right projects, etc.

It should make for not only an interesting presentation, seeing competitors co-present, but it will be a great opportunity to learn how to increase your company's competitiveness in developing new IP. I'll be covering this session on Cadence's new live blogging platform, which you can find on the Cadence DAC website's multimedia tab. Look for my insights and observations. And, for those attending DAC, I hope to see you there!

-Jack Erickson


By Brian Fuller on May 29, 2013
Jack, great heads-up on what looks like an excellent panel! Looking forward to reading your insights.

Leave a Comment

E-mail (will not be published)
 I have read and agree to the Terms of use and Community Guidelines.
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.